Analog/mixed-signal IP modeling for design reuse

被引:2
|
作者
Madrid, NM [1 ]
Peralías, E [1 ]
Acosta, A [1 ]
Rueda, A [1 ]
机构
[1] Univ Seville, Inst Microelect Sevilla IMSE, CNM, Seville, Spain
关键词
D O I
10.1109/DATE.2001.915115
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The application of` design reuse to analog and mixed-signal components for System-on-Chip (SoC) is an emerging and revolutionary field This paper presents a methodological approach to this area illustrated with a mixed-signal case study.
引用
收藏
页码:766 / 767
页数:2
相关论文
共 50 条
  • [1] A reuse-based framework for the design of analog and mixed-signal ICs
    Castro-López, R
    Fernández, FV
    Vázquez, AR
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 25 - 36
  • [2] Analog and mixed-signal IP cores testing
    Wong, MWT
    Ko, KY
    Lee, YS
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 3 - 7
  • [3] ANALOG AND MIXED-SIGNAL IC DESIGN
    MASSARA, R
    STEPTOE, K
    IEE REVIEW, 1992, 38 (02): : 75 - 79
  • [4] Analog IP lags digital in mixed-signal arena
    Small, CH
    COMPUTER DESIGN, 1997, 36 (09): : 39 - +
  • [5] A study on analog IP blocks for mixed-signal SoC
    Li, ZY
    Li, L
    Yuan, JR
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 564 - 567
  • [7] Analog and mixed-signal IC design and design methodologies
    Fernández, FV
    INTEGRATION-THE VLSI JOURNAL, 2003, 36 (04) : 157 - 159
  • [8] Analog, digital and mixed-signal design flows
    Bakeer, Hany G.
    Shaheen, Omar
    Eissal, Haitham M.
    Dessouky, Mohamed
    IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 247 - 252
  • [9] Analog design-for-testability for analog/mixed-signal ASICs
    Zhao, GN
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 404 - 408
  • [10] MULTILEVEL ANALOG MODELING SPEEDS MIXED-SIGNAL SIMULATION
    SOLOMON, JE
    COMPUTER DESIGN, 1991, 30 (11): : 97 - 97