Design of a constant loop bandwidth phase-locked loop based on artificial neural network

被引:0
作者
Guo, Rui [1 ]
Wu, YuanCong [1 ]
Hu, ShaoGang [1 ]
Yu, Qi [1 ]
Chen, Tupei [2 ]
Liu, Yang [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Nanyang, Peoples R China
[2] Sch Elect & Elect Engn, Nanyang, Peoples R China
关键词
neural networks; MLP; PLL; bandwidth; MULTILAYER PERCEPTRON; FREQUENCY; PLL; CIRCUIT;
D O I
10.1587/elex.18.20210120
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An LC-VCO based phase-locked loop (PLL) frequency synthesizer which incorporates loop bandwidth tracking technique based on neural network is presented in this work. In order to minimize loop bandwidth variations, the proposed PLL employs an averaging varactor based split-tuned LC-VCO and a controllable phase error scaling module. Biasing voltages of varactor and the control word of the phase error scaling module are trained by the neural network and updated. The proposed technique can maintain a constant loop bandwidth over operating frequencies from 1.6-2GHz with variation varying from -2.66 similar to 3%.
引用
收藏
页数:6
相关论文
共 50 条
[21]   Single-Phase Phase-Locked Loop Based on Derivative Elements [J].
Guan, Qingxin ;
Zhang, Yu ;
Kang, Yong ;
Guerreo, Josep M. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (06) :4411-4420
[22]   A Double-Loop Inertia Phase-Locked Loop With Antidisturbance Ability [J].
Li, Gaoxiang ;
Bao, Xiaoxu ;
Liu, Xiao .
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2023, 19 (04) :5585-5592
[23]   Microelectromechanical Phase Detectors for Phase-Locked Loop Applications [J].
Dunk, Israel ;
Chandrahalim, Hengky .
2020 IEEE SENSORS, 2020,
[24]   New Nonlinear Second-Order Phase-Locked Loop with Adaptive Bandwidth Regulation [J].
Zhao, Lei ;
Shi, Lei ;
Zhu, Congying .
ELECTRONICS, 2018, 7 (12)
[25]   A radiation-hard phase-locked loop [J].
Pan, D ;
Li, HW ;
Wilamowski, BM .
2003 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1 AND 2, 2003, :901-906
[26]   Efficient Modeling and Systematic Design of Enhanced Phase-Locked Loop Structures [J].
Karimi-Ghartemani, Masoud ;
Karimi, Houshang ;
Khajehoddin, S. Ali ;
Hoseinizadeh, Seyed Milad .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (08) :9061-9072
[27]   Design and Emulation of All-Digital Phase-Locked Loop on FPGA [J].
Radhapuram, Saichandrateja ;
Yoshihara, Takuya ;
Matsuoka, Toshimasa .
ELECTRONICS, 2019, 8 (11)
[28]   An Efficient Phase-Locked Loop for Distorted Three-Phase Systems [J].
Cao, Yijia ;
Yu, Jiaqi ;
Xu, Yong ;
Li, Yong ;
Yu, Jingrong .
ENERGIES, 2017, 10 (03)
[29]   A Novel Phase-Locked Loop under Grid Fault Condition [J].
Xu, Rong ;
Yin, Hang ;
Lan, Tian ;
Wu, Xiang ;
Lan, Yuanliang .
2019 4TH IEEE WORKSHOP ON THE ELECTRONIC GRID (EGRID), 2019, :388-392
[30]   A GPS Phase-Locked Loop Performance Metric Based on the Phase Discriminator Output [J].
Stevanovic, Stefan ;
Pervan, Boris .
SENSORS, 2018, 18 (01)