Improved Synthesis of Compressor Trees on FPGAs in High-level Synthesis

被引：2

作者：

Tu, Le ^{[1
]}

Yuan, Yuelai ^{[1
]}

Huang, Kan ^{[1
]}

Zhang, Xiaoqiang ^{[1
]}

Wang, Zixin ^{[1
]}

Chen, Dihu ^{[1
]}

机构：

[1] Sun Yat Sen Univ, Sch Elect & Informat Technol, Guangzhou, Guangdong, Peoples R China

来源：

2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017) | 2017年

关键词：

compressor tree synthesis; high-level synthesis;

D O I：

10.1109/FCCM.2017.11

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, an approach to synthesize compressor trees in High-level Synthesis (HLS) for FPGAs is proposed. Our approach utilizes the bit-level information to improve the compressor tree synthesis. To obtain the bit-level information targeting compressor tree synthesis, a modified bitmask analysis technique based on prior work is proposed. A series of experimental results show that, compared to the existing heuristic, the average reductions of area and delay are 22.96% and 7.05%. The reductions increase to 29.97% and 9.07% respectively, when the carry chains in FPGAs are utilized to implement the compressor trees.

引用

页码：25 / 25

页数：1

共 50 条

[31] High-level test synthesis: a survey
Ghosh, I
Jha, NK
INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) : 79 - 99
[32] A Survey of Verification for High-level Synthesis
Hu J.
Hu Y.
Wang G.
Chen G.
Yang H.
Kang Y.
Wang K.
Li S.
1600, Institute of Computing Technology (33): : 287 - 297
[33] Formal Verification of High-Level Synthesis
Herklotz, Yann
Pollard, James D.
Ramanathan, Nadesh
Wickerson, John
PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2021, 5 (OOPSLA):
[34] High-level synthesis by ants on a tree
Keinprasit, R
Chongstitvatana, P
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (10) : 2659 - 2669
[35] Technology driven high-level synthesis
Joseph, M.
Bhat, Narasimha B.
Sekaran, K. Chandra
ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 485 - +
[36] High-level Synthesis Integrated Verification
Dossis, Michael F.
ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2015, 5 (05) : 864 - 870
[37] Integrating High-Level Synthesis into MPI
House, Andrew W. H.
Saldana, Manuel
Chow, Paul
2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 175 - 178
[38] Widely parameterizable High-Level Synthesis
Cieszewski, Radoslaw
Pozniak, Krzysztof
Romaniuk, Ryszard
Linczuk, Maciej
PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2018, 2018, 10808
[39] Power management in high-level synthesis
Lakshminarayana, G
Raghunathan, A
Jha, NK
Dey, S
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 7 - 15
[40] Lessons and Experiences with High-Level Synthesis
Sarkar, Soujanna
Dabral, Shashank
Mitra, Raj S.
Tiwari, Praveen K.
IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 34 - 45

← 1 2 3 4 5 →