Improved Synthesis of Compressor Trees on FPGAs in High-level Synthesis

被引：2

作者：

Tu, Le ^{[1
]}

Yuan, Yuelai ^{[1
]}

Huang, Kan ^{[1
]}

Zhang, Xiaoqiang ^{[1
]}

Wang, Zixin ^{[1
]}

Chen, Dihu ^{[1
]}

机构：

[1] Sun Yat Sen Univ, Sch Elect & Informat Technol, Guangzhou, Guangdong, Peoples R China

来源：

2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017) | 2017年

关键词：

compressor tree synthesis; high-level synthesis;

D O I：

10.1109/FCCM.2017.11

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, an approach to synthesize compressor trees in High-level Synthesis (HLS) for FPGAs is proposed. Our approach utilizes the bit-level information to improve the compressor tree synthesis. To obtain the bit-level information targeting compressor tree synthesis, a modified bitmask analysis technique based on prior work is proposed. A series of experimental results show that, compared to the existing heuristic, the average reductions of area and delay are 22.96% and 7.05%. The reductions increase to 29.97% and 9.07% respectively, when the carry chains in FPGAs are utilized to implement the compressor trees.

引用

页码：25 / 25

页数：1

共 50 条

[21] An Introduction to High-Level Synthesis
Coussy, Philippe
Meredith, Michael
Gajski, Daniel D.
Takach, Andres
IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 8 - 17
[22] HIGH-LEVEL SYNTHESIS - A TUTORIAL
WU, ACH
LIN, YL
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (03) : 209 - 218
[23] Implementation of sphere decoder for MIMO-OFDM on FPGAs using high-level synthesis tools
Juanjo Noguera
Stephen Neuendorffer
Sven Van Haastregt
Jesus Barba
Kees Vissers
Chris Dick
Analog Integrated Circuits and Signal Processing, 2011, 69 : 119 - 129
[24] High-level synthesis for FPGAs: code optimization strategies for real-time image processing
Chao Li
Yanjing Bi
Yannick Benezeth
Dominique Ginhac
Fan Yang
Journal of Real-Time Image Processing, 2018, 14 : 701 - 712
[25] High-level synthesis for FPGAs: code optimization strategies for real-time image processing
Li, Chao
Bi, Yanjing
Benezeth, Yannick
Ginhac, Dominique
Yang, Fan
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2018, 14 (03) : 701 - 712
[26] Implementation of sphere decoder for MIMO-OFDM on FPGAs using high-level synthesis tools
Noguera, Juanjo
Neuendorffer, Stephen
Van Haastregt, Sven
Barba, Jesus
Vissers, Kees
Dick, Chris
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 69 (2-3) : 119 - 129
[27] Separation Logic for High-Level Synthesis
Winterstein, Felix J.
Bayliss, Samuel R.
Constantinides, George A.
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2016, 9 (02)
[28] Translation Validation of High-Level Synthesis
Kundu, Sudipta
Lerner, Sorin
Gupta, Rajesh K.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (04) : 566 - 579
[29] Power management in high-level synthesis
Lakshminarayana, G
Raghunathan, A
Jha, NK
Dey, S
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 7 - 15
[30] Widely parameterizable High-Level Synthesis
Cieszewski, Radoslaw
Pozniak, Krzysztof
Romaniuk, Ryszard
Linczuk, Maciej
PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2018, 2018, 10808

← 1 2 3 4 5 →