Improved Synthesis of Compressor Trees on FPGAs in High-level Synthesis

被引：2

作者：

Tu, Le ^{[1
]}

Yuan, Yuelai ^{[1
]}

Huang, Kan ^{[1
]}

Zhang, Xiaoqiang ^{[1
]}

Wang, Zixin ^{[1
]}

Chen, Dihu ^{[1
]}

机构：

[1] Sun Yat Sen Univ, Sch Elect & Informat Technol, Guangzhou, Guangdong, Peoples R China

来源：

2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017) | 2017年

关键词：

compressor tree synthesis; high-level synthesis;

D O I：

10.1109/FCCM.2017.11

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, an approach to synthesize compressor trees in High-level Synthesis (HLS) for FPGAs is proposed. Our approach utilizes the bit-level information to improve the compressor tree synthesis. To obtain the bit-level information targeting compressor tree synthesis, a modified bitmask analysis technique based on prior work is proposed. A series of experimental results show that, compared to the existing heuristic, the average reductions of area and delay are 22.96% and 7.05%. The reductions increase to 29.97% and 9.07% respectively, when the carry chains in FPGAs are utilized to implement the compressor trees.

引用

页码：25 / 25

页数：1

共 50 条

[1] Improved Synthesis of Compressor Trees in High-Level Synthesis for Modern FPGAs
Tu, Le
Yuan, Yuelai
Huang, Kan
Zhang, Xiaoqiang
Chen, Dihu
Wang, Zixin
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (12) : 3206 - 3210
[2] Efficient synthesis of compressor trees on FPGAs
Parandeh-Afshar, Hadi
Brisk, Philip
Ienne, Paolo
2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 44 - +
[3] High-Level Modeling and Synthesis for Embedded FPGAs
Chen, Xiaolin
Li, Shuai
Schleifer, Jochen
Coenen, Thomas
Chattopadhyay, Anupam
Ascheid, Gerd
Noll, Tobias G.
DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1565 - 1570
[4] Development of Multiobjective High-Level Synthesis for FPGAs
Reyes Fernandez de Bulnes, Darian
Maldonado, Yazmin
Trujillo, Leonardo
SCIENTIFIC PROGRAMMING, 2020, 2020
[5] HIGH-LEVEL SYNTHESIS UNLOCKS POTENTIAL OF FPGAS
TUCK, B
COMPUTER DESIGN, 1991, 30 (07): : 50 - &
[6] Challenges Designing for FPGAs Using High-Level Synthesis
Faber, Clayton J.
Harris, Steven D.
Xiao, Zhili
Chamberlain, Roger D.
Cabrera, Anthony M.
2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,
[7] SOFF: An OpenCL High-Level Synthesis Framework for FPGAs
Jo, Gangwon
Kim, Heehoon
Lee, Jeesoo
Lee, Jaejin
2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 295 - 308
[8] HIGH-LEVEL SYNTHESIS AND GENERATING FPGAS WITH THE BEDROC SYSTEM
LEESER, M
CHAPMAN, R
AAGAARD, M
LINDERMAN, M
MEIER, S
JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 191 - 214
[9] High-Level Synthesis for FPGAs: From Prototyping to Deployment
Cong, Jason
Liu, Bin
Neuendorffer, Stephen
Noguera, Juanjo
Vissers, Kees
Zhang, Zhiru
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (04) : 473 - 491
[10] A survey of high-level synthesis languages and synthesizers for FPGAs
Computer Software, 2013, 30 (01) : 76 - 84

← 1 2 3 4 5 →