共 27 条
[1]
[Anonymous], P INT C PAR ARCH COM
[2]
Balasubramonian R, 2000, INT SYMP MICROARCH, P245, DOI 10.1109/MICRO.2000.898075
[3]
Burger D, 1997, 1342 U WISC MAD COMP
[4]
DROPSHO S, 2000, P INT C PAR ARCH COM, P141
[6]
Gaisler J, 1997, DIG PAP INT SYMP FAU, P42, DOI 10.1109/FTCS.1997.614076
[7]
Impact of CMOS process scaling and SOI on the soft error rates of logic processes
[J].
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2001,
:73-74
[8]
HILL MD, 1987, THESIS U CALIFORNIA
[9]
On-chip cache memory resilience
[J].
THIRD IEEE INTERNATIONAL HIGH-ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS,
1998,
:240-247
[10]
Johnson BW., 1988, Design analysis of fault tolerant digital systems