Balancing performance and reliability in the memory hierarchy

被引:55
作者
Asadi, GH [1 ]
Sridharan, V [1 ]
Tahoori, MB [1 ]
Kaeli, D [1 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
来源
ISPASS 2005: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE | 2005年
关键词
D O I
10.1109/ISPASS.2005.1430581
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cosmic-ray induced soft errors in cache memories are becoming a major threat to the reliability of microprocessor-based systems. In this paper we present a new method to accurately estimate the reliability of cache memories. We have measured the MTTF (Mean-Time-To-Failure) of unprotected first-level (L1) caches for twenty programs taken from SPEC2000 benchmark suite. Our results show that a 16 KB first-level cache possesses a MTTF of at least 400 years (for a raw error rate of 0.002 FIT/bit.) However, this MTTF is significantly reduced for higher error rates and larger cache sizes. Our results show that for selected programs, a 64 KB first-level cache is more than 10 times as vulnerable to soft errors versus a 16 KB cache memory. Our work also illustrates that the reliability of cache memories is highly application-dependent. Finally, we present three different techniques to reduce the susceptibility of first-level caches to soft errors by two orders of magnitude. Our analysis shows how to achieve a balance between performance and reliability.
引用
收藏
页码:269 / 279
页数:11
相关论文
共 27 条
  • [1] [Anonymous], P INT C PAR ARCH COM
  • [2] Balasubramonian R, 2000, INT SYMP MICROARCH, P245, DOI 10.1109/MICRO.2000.898075
  • [3] Burger D, 1997, 1342 U WISC MAD COMP
  • [4] DROPSHO S, 2000, P INT C PAR ARCH COM, P141
  • [5] Impact of data cache memory on the single event upset-induced error rate of microprocessors
    Faure, F
    Velazco, R
    Violante, M
    Rebaudengo, M
    Reorda, MS
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2003, 50 (06) : 2101 - 2106
  • [6] Gaisler J, 1997, DIG PAP INT SYMP FAU, P42, DOI 10.1109/FTCS.1997.614076
  • [7] Impact of CMOS process scaling and SOI on the soft error rates of logic processes
    Hareland, S
    Maiz, J
    Alavi, M
    Mistry, K
    Walsta, S
    Dai, CH
    [J]. 2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 73 - 74
  • [8] HILL MD, 1987, THESIS U CALIFORNIA
  • [9] On-chip cache memory resilience
    Hwang, SH
    Choi, GS
    [J]. THIRD IEEE INTERNATIONAL HIGH-ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS, 1998, : 240 - 247
  • [10] Johnson BW., 1988, Design analysis of fault tolerant digital systems