A 2.4GHz 1.5mW Digital MDLL Using Pulse-Width Comparator and Double Injection Technique in 28nm CMOS

被引：0

作者：

Kim, Hyunik ^{[1
,2
]}

Kim, Yongjo ^{[1
]}

Kim, Taeik ^{[2
]}

Park, Hojin ^{[2
]}

Cho, SeongHwan ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Daejeon, South Korea

[2] Samsung Elect, Hwaseong, South Korea

来源：

2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2016年 / 59卷

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：328 / U457

页数：3

共 6 条

[1]

Ali T., 2011, ISSCC, P464

[2] Clock Multiplication Techniques Using Digital Multiplying Delay-Locked Loops [J].

Elshazly, Amr ;

Inti, Rajesh ;

Young, Brian ;

Hanumolu, Pavan Kumar .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (06) :1416-1428

[3] A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips [J].

Farjad-Rad, R ;

Dally, W ;

Ng, HT ;

Senthinathan, R ;

Lee, MJE ;

Rathi, R ;

Poulton, J .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1804-1812

[4] A highly digital MDLL-based clock multiplier that leverages a self-scrambling time-to-digital converter to achieve subpicosecond jitter performance [J].

Helal, Bela M. ;

Straayer, Matthew Z. ;

Wei, Gu-Yeon ;

Perrott, Michael H. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) :855-863

[5] A 0.7-to-3.5 GHz 0.6-to-2.8 mW Highly Digital Phase-Locked Loop With Bandwidth Tracking [J].

Yin, Wenjing ;

Inti, Rajesh ;

Elshazly, Amr ;

Young, Brian ;

Hanumolu, Pavan Kumar .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (08) :1870-1880

[6] A 0.22 psrms Integrated Noise 15 MHz Bandwidth Fourth-Order ΔΣ Time-to-Digital Converter Using Time-Domain Error-Feedback Filter [J].

Yu, Wonsik ;

Kim, KwangSeok ;

Cho, SeongHwan .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (05) :1251-1262

← 1 →