HIGH PERFORMANCE MONTGOMERY MODULAR MULTIPLIER WITH A NEW RECODING METHOD

被引:1
|
作者
Manochehri, Kooroush [1 ]
Sadeghiyan, Babak [1 ]
Pourmozafari, Saadat [1 ]
机构
[1] Amirkabir Univ Technol, Dept Comp Engn & IT, Tehran, Iran
关键词
Montgomery modular multiplication; multi-addition; bitwise subtraction; carry save adder; recoding; EXPONENTIATION;
D O I
10.1142/S0218126611007438
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modular calculations are widely used in many applications, especially in public key cryptography. Such operations are very time consuming, due to their long operands. To improve the performance of these calculations, many methods have been introduced. Montgomery modular multiplication is an example of such a solution to enhance the performance of modular multiplication and modular exponentiation. The radix-2 version of this method is simple and fast for hardware implementation, where multi-operand adders are required for its implementation. So far, Carry-Save-Adder (CSA) gives the best performance for multi-addition. In this paper, we propose a new recoding method for the Montgomery modular multiplier to enhance its performance. This is done through replacing CSA blocks with new blocks that have better performances than CSA in multi-addition calculations. With this replacement, we can theoretically have up to 40% reduction in area gates. In our experiments, we obtained 5.8% area reduction and 3% speed improvement in a hardware implementation. The idea behind our proposed method is the use of bitwise subtraction operator, where no carry propagation is needed. This recoding method of operands can also be used in many aspects of computer arithmetic, algorithms and computational hardware, such as multiplication, exponentiation and etc., in order to enhance their performances.
引用
收藏
页码:531 / 548
页数:18
相关论文
共 40 条
  • [31] FPGA-based high-throughput Montgomery modular multipliers for RSA cryptosystems
    Xiao, Hao
    Yu, Sijia
    Cheng, Biqian
    Liu, Guangzhu
    IEICE ELECTRONICS EXPRESS, 2022, 19 (09):
  • [32] FPGA-based High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems
    Xiao, Hao
    Yu, Sijia
    Cheng, Biqian
    Liu, Guangzhu
    IEICE ELECTRONICS EXPRESS, 2022,
  • [33] Fast RSA decryption through high-radix scalable Montgomery modular multipliers
    WU Tao
    LI ShuGuo
    LIU LiTian
    Science China(Information Sciences), 2015, 58 (06) : 136 - 151
  • [34] High-performance scalable architecture for modular multiplication using a new digit-serial computation
    Rezai, Abdalhossein
    Keshavarzi, Parviz
    MICROELECTRONICS JOURNAL, 2016, 55 : 169 - 178
  • [35] Hardware Implementation of Montgomery Modular Multiplication Based on New Compressor-4:2 Design
    Issad, M.
    Anane, M.
    Boudraa, B.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2025, 34 (04)
  • [36] High Performance of RSA Simulation System Based on Modified Montgomery Algorithm
    Liu, Jingjing
    Chen, Guanghua
    Xiao, Zhanpeng
    Ma, Shiwei
    Liu, Wanquan
    Zeng, Weimin
    THEORY, METHODOLOGY, TOOLS AND APPLICATIONS FOR MODELING AND SIMULATION OF COMPLEX SYSTEMS, PT I, 2016, 643 : 398 - 408
  • [37] A New Algorithm for High-Speed Modular Multiplication Design
    Shieh, Ming-Der
    Chen, Jun-Hong
    Lin, Wen-Ching
    Wu, Hao-Hsuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2009 - 2019
  • [38] A new recoding method for treating protest responses in contingent valuation studies using travel cost data
    Tobarra-Gonzalez, Miguel Angel
    JOURNAL OF ENVIRONMENTAL PLANNING AND MANAGEMENT, 2015, 58 (08) : 1479 - 1489
  • [39] Fast RSA decryption through high-radix scalable Montgomery modular multipliers利用高基可扩展蒙哥马利模乘器实现快速RSA运算
    Tao Wu
    ShuGuo Li
    LiTian Liu
    Science China Information Sciences, 2015, 58 : 1 - 16
  • [40] High performance and low-power finite impulse response filter based on ring topology with modified retiming serial multiplier on FPGA
    Rashidi, Bahram
    IET SIGNAL PROCESSING, 2013, 7 (08) : 743 - 753