HIGH PERFORMANCE MONTGOMERY MODULAR MULTIPLIER WITH A NEW RECODING METHOD

被引:1
|
作者
Manochehri, Kooroush [1 ]
Sadeghiyan, Babak [1 ]
Pourmozafari, Saadat [1 ]
机构
[1] Amirkabir Univ Technol, Dept Comp Engn & IT, Tehran, Iran
关键词
Montgomery modular multiplication; multi-addition; bitwise subtraction; carry save adder; recoding; EXPONENTIATION;
D O I
10.1142/S0218126611007438
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modular calculations are widely used in many applications, especially in public key cryptography. Such operations are very time consuming, due to their long operands. To improve the performance of these calculations, many methods have been introduced. Montgomery modular multiplication is an example of such a solution to enhance the performance of modular multiplication and modular exponentiation. The radix-2 version of this method is simple and fast for hardware implementation, where multi-operand adders are required for its implementation. So far, Carry-Save-Adder (CSA) gives the best performance for multi-addition. In this paper, we propose a new recoding method for the Montgomery modular multiplier to enhance its performance. This is done through replacing CSA blocks with new blocks that have better performances than CSA in multi-addition calculations. With this replacement, we can theoretically have up to 40% reduction in area gates. In our experiments, we obtained 5.8% area reduction and 3% speed improvement in a hardware implementation. The idea behind our proposed method is the use of bitwise subtraction operator, where no carry propagation is needed. This recoding method of operands can also be used in many aspects of computer arithmetic, algorithms and computational hardware, such as multiplication, exponentiation and etc., in order to enhance their performances.
引用
收藏
页码:531 / 548
页数:18
相关论文
共 40 条
  • [21] A Hardware Pipelined Architecture of a Scalable Montgomery Modular Multiplier over GF(2m)
    Reymond, Guillaume
    Murillo, Victor
    2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [22] A Low-Latency and Low-Cost Montgomery Modular Multiplier Based on NLP Multiplication
    Ding, Jinnan
    Li, Shuguo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (07) : 1319 - 1323
  • [23] High throughput Parallel Montgomery Modular Exponentiation on FPGA
    Nadjia, Anane
    Mohamed, Anane
    2014 9TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2014, : 225 - 230
  • [24] Word-Based Processor Structure for Montgomery Modular Multiplier Suitable for Compact IoT Edge Devices
    Ibrahim, Atef
    Gebali, Fayez
    MATHEMATICS, 2023, 11 (02)
  • [25] Secure Systolic Montgomery Modular Multiplier Over Prime Fields Resilient to Fault-Injection Attacks
    Yang, Qi
    Hu, Xiaoting
    Qin, Zhongping
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) : 1889 - 1902
  • [26] High-radix montgomery modular exponentiation on reconfigurable hardware
    Blum, T
    Paar, C
    IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (07) : 759 - 764
  • [27] Fast RSA decryption through high-radix scalable Montgomery modular multipliers
    Wu Tao
    Li ShuGuo
    Liu LiTian
    SCIENCE CHINA-INFORMATION SCIENCES, 2015, 58 (06) : 1 - 16
  • [28] A low-cost high-speed radix-4 Montgomery modular multiplier without carry-propagate format conversion
    Kuang, Shiann-Rong
    Wang, Chun-Yi
    Chen, Yen-Jui
    ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2024, 54
  • [29] A High-Performance and Low-Cost Montgomery Modular Multiplication Based on Redundant Binary Representation
    Li, Bing
    Wang, Jinlei
    Ding, Guocheng
    Fu, Haisheng
    Lei, Bingjie
    Yang, Haitao
    Bi, Jiangang
    Lei, Shaochong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (07) : 2660 - 2664
  • [30] High-speed FPGA implementation of full-word Montgomery multiplier for ECC applications
    Khan, Safiullah
    Javeed, Khalid
    Shah, Yasir Ali
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 62 : 91 - 101