HIGH PERFORMANCE MONTGOMERY MODULAR MULTIPLIER WITH A NEW RECODING METHOD

被引:1
|
作者
Manochehri, Kooroush [1 ]
Sadeghiyan, Babak [1 ]
Pourmozafari, Saadat [1 ]
机构
[1] Amirkabir Univ Technol, Dept Comp Engn & IT, Tehran, Iran
关键词
Montgomery modular multiplication; multi-addition; bitwise subtraction; carry save adder; recoding; EXPONENTIATION;
D O I
10.1142/S0218126611007438
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modular calculations are widely used in many applications, especially in public key cryptography. Such operations are very time consuming, due to their long operands. To improve the performance of these calculations, many methods have been introduced. Montgomery modular multiplication is an example of such a solution to enhance the performance of modular multiplication and modular exponentiation. The radix-2 version of this method is simple and fast for hardware implementation, where multi-operand adders are required for its implementation. So far, Carry-Save-Adder (CSA) gives the best performance for multi-addition. In this paper, we propose a new recoding method for the Montgomery modular multiplier to enhance its performance. This is done through replacing CSA blocks with new blocks that have better performances than CSA in multi-addition calculations. With this replacement, we can theoretically have up to 40% reduction in area gates. In our experiments, we obtained 5.8% area reduction and 3% speed improvement in a hardware implementation. The idea behind our proposed method is the use of bitwise subtraction operator, where no carry propagation is needed. This recoding method of operands can also be used in many aspects of computer arithmetic, algorithms and computational hardware, such as multiplication, exponentiation and etc., in order to enhance their performances.
引用
收藏
页码:531 / 548
页数:18
相关论文
共 40 条
  • [1] A modified radix-2 Montgomery modular multiplication with new recoding method
    Manochehri, Kooroush
    Sadeghian, Babak
    Pourmozafari, Saadat
    IEICE ELECTRONICS EXPRESS, 2010, 7 (08): : 513 - 519
  • [2] High-performance montgomery modular multiplier with NTT and negative wrapped convolution
    Ke, Hongfei
    Li, Hao
    Zhang, Peiyong
    MICROELECTRONICS JOURNAL, 2024, 144
  • [3] Advanced implementation of Montgomery Modular Multiplier
    Abd-Elkader, Ahmed A. H.
    Rashdan, Mostafa
    Hasaneen, El-Sayed A. M.
    Hamed, Hesham F. A.
    MICROELECTRONICS JOURNAL, 2020, 106 (106):
  • [4] Low latency high throughput Montgomery modular multiplier for RSA cryptosystem
    Parihar, Aashish
    Nakhate, Sangeeta
    ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2022, 30
  • [5] Power Analysis of a Montgomery Modular Multiplier for Cryptosystems
    Kakde, Sandeep
    Badwaik, Shailendra
    Deodhe, Yeshwant
    2013 INTERNATIONAL CONFERENCE ON MACHINE INTELLIGENCE AND RESEARCH ADVANCEMENT (ICMIRA 2013), 2013, : 37 - 41
  • [6] Fast Montgomery Modular Multiplier Using FPGAs
    Pajuelo-Holguera, Francisco
    Granado-Criado, Jose M.
    Gomez-Pulido, Juan A.
    IEEE EMBEDDED SYSTEMS LETTERS, 2022, 14 (01) : 19 - 22
  • [7] Efficient implementation of Montgomery modular multiplier on FPGA
    Abd-Elkader, Ahmed A. H.
    Rashdan, Mostafa
    Hasaneen, El-Sayed A. M.
    Hamed, Hesham F. A.
    COMPUTERS & ELECTRICAL ENGINEERING, 2022, 97
  • [8] High-Radix Design of a Scalable Montgomery Modular Multiplier With Low Latency
    Zhang, Bo
    Cheng, Zeming
    Pedram, Massoud
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (02) : 436 - 449
  • [9] A Low-Cost High-Performance Montgomery Modular Multiplier Based on Pipeline Interleaving for IoT Devices
    Li, Hongshuo
    Ren, Shiwei
    Wang, Weijiang
    Zhang, Jingqi
    Wang, Xiaohua
    ELECTRONICS, 2023, 12 (15)
  • [10] High-Speed Montgomery Modular Multiplication Using High-Radix Systolic Multiplier
    Zhang Rui
    He Debiao
    Chen Jianhua
    Hu Jin
    PROCEEDINGS OF 2009 CONFERENCE ON COMMUNICATION FACULTY, 2009, : 265 - 268