A 125-MHz mixed-signal echo canceller for Gigabit Ethernet on copper wire

被引:18
作者
Lee, TC [1 ]
Razavi, B [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
D/A converters; echo cancellers; Gigabit Ethernet; wireline communication;
D O I
10.1109/4.910475
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A discrete-time analog echo canceller is described that reduces the echo in the front end of Gigabit Ethernet twisted-pair interfaces. Echo cancellation in the analog domain by means of four taps reduces the complexity of the digital echo canceller and crosstalk cancellers. Designed in a 0.4-mum CMOS technology, the circuit employs an LMS algorithm to adapt to the cable length and impedance discontinuities, providing an echo suppression of 10 dB. The design operates at 125 MHz while consuming 43 mW from a 3-V supply.
引用
收藏
页码:366 / 373
页数:8
相关论文
共 6 条
[1]  
[Anonymous], 1994, DIGITAL COMMUNICATIO
[2]  
*IEEE, TUT PRES 1000 BASE T
[3]   A 4-MHZ CMOS CONTINUOUS-TIME FILTER WITH ON-CHIP AUTOMATIC TUNING [J].
KRUMMENACHER, F ;
JOEHL, N .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) :750-758
[4]   A low-power 128-tap digital adaptive equalizer for broadband modems [J].
Nicol, CJ ;
Larsson, P ;
Azadet, K ;
ONeill, JH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) :1777-1789
[5]   Transistor matching in analog CMOS applications. [J].
Pelgrom, MJM ;
Tuinhout, HP ;
Vertregt, M .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :915-918
[6]   An 8-bit 150-MHz CMOS A/D converter [J].
Wang, YT ;
Razavi, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) :308-317