共 29 条
[2]
BLALACK T, 1995, ISSCC DIG TECH PAP I, V38, P200, DOI 10.1109/ISSCC.1995.535522
[4]
Delay variation analysis in consideration of dynamic power supply noise waveform
[J].
PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
2006,
:865-868
[5]
Measurements of digital signal delay variation due to dynamic power supply noise
[J].
2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS,
2005,
:165-168
[7]
HO R, 1998, S VLSI CIRC JUN, P138
[8]
Kosaka D, 2005, 2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P276
[9]
On-die clock jitter detector for high speed microprocessors
[J].
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS,
2001,
:187-190