1.8-V nanospeed R/W module for 64-kB cross-point cell magnetic random access memory

被引:5
作者
Li, SC [1 ]
Lee, JM [1 ]
Su, JR [1 ]
Wu, TH [1 ]
机构
[1] Natl Yunlin Univ Sdci & Technol, Taiwan SPIN Res Ctr, Touliu 640, Taiwan
关键词
cross-point (CP) magnetic random access memory (MRAM); magnetoresistance ratio; read/write (R/W) circuitry;
D O I
10.1109/TMAG.2004.842090
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cross-point (CP) magnetic random access memory (MRAM) is a promising nonvolatile memory cell for lower cost high-density data-storage applications because the CP cell comprises one magnetic tunnel junction (MTJ) only without a transistor. It is difficult to read/write (R/W) a selected data without large mount of leakage current through adjacent mesh resistive loop while the bit line and the word line are electrically coupled through the CP MTJs in the array that are completely electrically unisolated. A novel scheme of high-speed R/W circuitry with no steady leakage for cross-point cell MRAM is proposed. A novel cell R/W circuitry with a sense amplifier is developed and incorporated into a 64-kB CP MRAM which using MTJs is designed with 15 kOhm resistance and a 50% magnetoresistance ratio. The proposed scheme with low power consumption is verified by a 0.18-mum Taiwan Semiconductor Manufacturing Company complementary metal-oxide semiconductor SP5M technology.
引用
收藏
页码:909 / 911
页数:3
相关论文
共 6 条
[1]  
[Anonymous], IEEE INT SOL STAT CI
[2]  
Kim JH, 2002, J KOREAN PHYS SOC, V41, P896
[3]   Memories of tomorrow [J].
Reohr, W ;
Honigschmid, H ;
Robertazzi, R ;
Gogl, D ;
Pesavento, F ;
Lammers, S ;
Lewis, K ;
Arndt, C ;
Lu, Y ;
Viehmann, H ;
Scheuerlein, R ;
Wang, LK ;
Trouilloud, P ;
Parkin, S ;
Gallagher, W ;
Müller, G .
IEEE CIRCUITS & DEVICES, 2002, 18 (05) :17-27
[4]  
Sakimura N, 2003, ISSCC DIG TECH PAP I, V46, P278
[5]   Progress and outlook for MRAM technology [J].
Tehrani, S ;
Slaughter, JM ;
Chen, E ;
Durlam, M ;
Shi, J ;
DeHerrera, M .
IEEE TRANSACTIONS ON MAGNETICS, 1999, 35 (05) :2814-2819
[6]   A novel sensing scheme for a MRAM with a 5% MR ratio [J].
Yamada, K ;
Sakai, N ;
Ishizuka, Y ;
Mameno, K .
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, :123-124