Accelerating DNNs from local to virtualized FPGA in the Cloud: A survey of trends

被引:10
作者
Wu, Chen [1 ]
Fresse, Virginie [1 ]
Suffran, Benoit [2 ]
Konik, Hubert [1 ]
机构
[1] Univ Lyon, Hubert Curien Lab, Univ St Etienne, Lyon, France
[2] ST Microelect, F-38000 Grenoble, France
关键词
FPGA virtualization; Cloud computing; Deep neural network; Accelerator; Trends; NEURAL-NETWORK; DESIGN; CNN; SCALE; FLOW;
D O I
10.1016/j.sysarc.2021.102257
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-programmable gate arrays (FPGAs) are widely used locally to speed up deep neural network (DNN) algorithms with high computational throughput and energy efficiency. Virtualizing FPGA and deploying FPGAs in the cloud are becoming increasingly attractive methods for DNN acceleration because they can enhance the computing ability to achieve on-demand acceleration across multiple users. In the past five years, researchers have extensively investigated various directions of FPGA-based DNN accelerators, such as algorithm optimization, architecture exploration, capacity improvement, resource sharing, and cloud construction. However, previous DNN accelerator surveys mainly focused on optimizing the DNN performance on a local FPGA, ignoring the trend of placing DNN accelerators in the cloud's FPGA. In this study, we conducted an in-depth investigation of the technologies used in FPGA-based DNN accelerators, including but not limited to architectural design, optimization strategies, virtualization technologies, and cloud services. Additionally, we studied the evolution of DNN accelerators, e.g., from a single DNN to framework-generated DNNs, from physical to virtualized FPGAs, from local to the cloud, and from single-user to multi-tenant. We also identified significant obstacles for DNN acceleration in the cloud. This article enhances the current understanding of the evolution of FPGA-based DNN accelerators.
引用
收藏
页数:15
相关论文
共 118 条
  • [1] DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration
    Abdelfattah, Mohamed S.
    Han, David
    Bitar, Andrew
    DiCecco, Roberto
    O'Connell, Shane
    Shanker, Nitika
    Chu, Joseph
    Prins, Ian
    Fender, Joshua
    Ling, Andrew C.
    Chiu, Gordon R.
    [J]. 2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, : 411 - 418
  • [2] Tactics to Directly Map CNN Graphs on Embedded FPGAs
    Abdelouahab, K.
    Pelcat, M.
    Serot, J.
    Bourrasset, C.
    Berry, F.
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2017, 9 (04) : 113 - 116
  • [3] RECONOS: AN OPERATING SYSTEM APPROACH FOR RECONFIGURABLE COMPUTING
    Agne, Andreas
    Happe, Markus
    Keller, Ariane
    Luebbers, Enno
    Plattner, Bernhard
    Platzner, Marco
    Plessl, Christian
    [J]. IEEE MICRO, 2014, 34 (01) : 60 - 71
  • [4] NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps
    Aimar, Alessandro
    Mostafa, Hesham
    Calabrese, Enrico
    Rios-Navarro, Antonio
    Tapiador-Morales, Ricardo
    Lungu, Iulia-Alexandra
    Milde, Moritz B.
    Corradi, Federico
    Linares-Barranco, Alejandro
    Liu, Shih-Chii
    Delbruck, Tobi
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2019, 30 (03) : 644 - 656
  • [5] Amazon, AMAZON EC2 F1
  • [6] Arora Aman, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P23, DOI 10.1145/3431920.3439282
  • [7] Virtualized Execution Runtime for FPGA Accelerators in the Cloud
    Asiatici, Mikhail
    George, Nithin
    Vipin, Kizheppatt
    Fahmy, Suhaib A.
    Ienne, Paolo
    [J]. IEEE ACCESS, 2017, 5 : 1900 - 1910
  • [8] Barnes J., 2015, MICROSOFT AZURE ESSE
  • [9] Benchmark Analysis of Representative Deep Neural Network Architectures
    Bianco, Simone
    Cadene, Remi
    Celona, Luigi
    Napoletano, Paolo
    [J]. IEEE ACCESS, 2018, 6 : 64270 - 64277
  • [10] A Survey and Taxonomy of FPGA-based Deep Learning Accelerators
    Blaiech, Ahmed Ghazi
    Ben Khalifa, Khaled
    Valderrama, Carlos
    Fernandes, Marcelo A. C.
    Bedoui, Mohamed Hedi
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 : 331 - 345