A 0.45 V, Nano-Watt 0.033% Line Sensitivity MOSFET-Only Sub-Threshold Voltage Reference With no Amplifiers

被引:60
作者
Zhu, Zhangming [1 ]
Hu, Jin [1 ]
Wang, Yutao [1 ]
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
Bulk-driven; low line sensitivity; low power; low voltage; sub-threshold; voltage reference; REFERENCE CIRCUIT; PPM/DEGREES-C; CMOS; BANDGAP; COMPENSATION; BIAS; NW;
D O I
10.1109/TCSI.2016.2576643
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An ultra-low voltage, low power, low line sensitivity MOSFET-only sub-threshold voltage reference with no amplifiers is presented. The low sensitivity is realized by the difference between two complementary currents and second-order compensation improves the temperature stability. The bulk-driven technique is used and most of the transistors work in the sub-threshold region, which allow a remarkable reduction in the minimum supply voltage and power consumption. Moreover, a trimming circuit is adopted to compensate the process-related reference voltage variation while the line sensitivity is not affected. The proposed voltage reference has been fabricated in the 0.18 mu m 1.8 V CMOS process. The measurement results show that the reference could operate on a 0.45 V supply voltage. For supply voltages ranging from 0.45 to 1.8 V the power consumption is 15.6 nW, and the average temperature coefficient is 59.4 ppm/degrees C across a temperature range of -40 to 85 degrees C and a mean line sensitivity of 0.033%. The power supply rejection ratio measured at 100 Hz is -50.3 dB. In addition, the chip area is 0.013 mm(2).
引用
收藏
页码:1370 / 1380
页数:11
相关论文
共 20 条
[1]   A Sub-kT/q Voltage Reference Operating at 150 mV [J].
Albano, Domenico ;
Crupi, Felice ;
Cucchi, Francesca ;
Iannaccone, Giuseppe .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (08) :1547-1551
[2]   A 4-bits trimmed CMOS bandgap reference with an improved matching modeling design [J].
Brito, Juan Pablo Martinez ;
Bampi, Sergio ;
Klimach, Hamilton .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :1911-+
[3]   A sub-1-V, 10 ppm/°C, nanopower voltage reference generator [J].
De Vita, Giuseppe ;
Iannaccone, Giuseppe .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (07) :1536-1542
[4]  
Junghyup Lee, 2011, 2011 Symposium on VLSI Circuits. Digest of Technical Papers, P278
[5]  
Lin H., 2006, 2006 IEEE International Conference on IC Design and Technology, P1
[6]   A Subthreshold-MOSFETs-Based Scattered Relative Temperature Sensor Front-End With a Non-Calibrated ±25°C 3σ Relative Inaccuracy From-40°C to 100°C [J].
Lu, Li ;
Vosooghi, Bozorgmehr ;
Chen, Jinghong ;
Li, Changzhi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (05) :1104-1112
[7]   Subthreshold CMOS voltage reference circuit with body bias compensation for process variation [J].
Luo, H. ;
Han, Y. ;
Cheung, R. C. C. ;
Liang, G. ;
Zhu, D. .
IET CIRCUITS DEVICES & SYSTEMS, 2012, 6 (03) :198-203
[8]   A Sub-200-mV Voltage-Scalable SRAM With Tolerance of Access Failure by Self-Activated Bitline Sensing [J].
Luo, Shien-Chun ;
Chiou, Lih-Yih .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (06) :440-445
[9]   A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference [J].
Magnelli, Luca ;
Crupi, Felice ;
Corsonello, Pasquale ;
Pace, Calogero ;
Iannaccone, Giuseppe .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (02) :465-474
[10]   Resistorless BJT bias and curvature compensation circuit at 3.4 nW for CMOS bandgap voltage references [J].
Mattia, O. E. ;
Klimach, H. ;
Bampi, S. .
ELECTRONICS LETTERS, 2014, 50 (12) :863-+