TSV Manufacturing Yield and Hidden Costs for 3D IC Integration

被引：105
|
作者：
Lau, John H. [1 ]
机构：
[1] Ind Technol Res Inst, Elect & Optoelect Labs, Hsinchu 310, Taiwan
来源：
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2010年
关键词：
THROUGH-SILICON VIAS; FILLED TSV; WAFER; INTERPOSER; SYSTEM; FABRICATION; TECHNOLOGY; DESIGN;
D O I：
10.1109/ECTC.2010.5490828
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
3D integration consists of 3D IC packaging, 3D IC integration, and 3D Si integration. They are different and in general, the TSV (through-silicon-via) separates the 3D IC packaging and 3D IC/Si integrations, i.e., the latter two use TSV, but 3D IC packaging does not. TSV for 3D integration is >26 years old technology, which (with a new concept that every chip could have two active surfaces) is the focus of this study. Emphasis is placed on the TSV manufacturing yield and hidden costs. A 3D integration roadmap is also provided.
引用
收藏
页码：1031 / 1042
页数：12
相关论文
共 50 条
  • [1] Homogeneous Integration for 3D IC with TSV
    Kwai, Ding-Ming
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 538 - 539
  • [2] Evolution and Outlook of TSV and 3D IC/Si Integration
    Lau, John H.
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 560 - 570
  • [3] Effects of TSV Interposer on the Reliability of 3D IC Integration SiP
    Lau, John H.
    Zhang, Xiaowu
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 65 - +
  • [4] Thermal management in TSV based 3D IC Integration: A survey
    Sanipini, Venkata Kiran
    Rakesh, Banothu
    Chamanthula, Aruna Jyothi
    Santoshi, N.
    Gudivada, A. Arunkumar
    Panigrahy, Asisa Kumar
    MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 1742 - 1746
  • [5] TSV Interposers with Embedded Microchannels for 3D IC and LED Integration
    Lau, John
    Chien, Heng-Chieh
    Tain, Ray
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 2, 2012, : 297 - 304
  • [6] The thermal stress analysis in 3D IC integration with TSV interposer
    Pang, Junwen
    Wang, Jun
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 724 - 729
  • [7] Supply Chains for 3D IC Integration Manufacturing
    Lau, John H.
    14TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP 2012), 2012,
  • [8] MEMS integration: A bridge to 3D IC manufacturing
    van Heeren, H
    SOLID STATE TECHNOLOGY, 2005, 48 (05) : 80 - +
  • [9] Co-process Technology of the TSV and Embedded IC for 3D heterogeneous IC Integration
    Yook, Jong-Min
    Kim, Seong-Ryul
    Lee, Won-Cheol
    Kim, Dong-Su
    Kim, Jun-Chul
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [10] Thermal Management of 3D IC Integration with TSV (Through Silicon Via)
    Lau, John H.
    Yue, Tang Gong
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 635 - +
12345