A Low Area FIR Filter For FPGA Implementation

被引：0

作者：

Damian, Catalin ^{[1
]}

Lunca, Eduard ^{[1
]}

机构：

[1] Gh Asachi Tech Univ Iasi, Fac Elect Engn, Iasi 700050, Romania

来源：

2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP) | 2011年

关键词：

FIR filter; FPGA; SOPOT;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a high speed and low area architecture for the implementation of a FIR (Finite Impulse Response) filter into a Field Programmable Gate Array (FPGA) device. The new FIR filter type is implemented with no multiplication block, using only adders and shifting registers. This is possible because a coefficient approximation is performed, using an algorithm that computes the coefficients like a sum-of-power-of-two terms.

引用

页码：521 / 524

页数：4

共 50 条

[41] Real-Time FPGA Implementation of FIR Filter Using OpenCL Design
Firmansyah, Iman
Yamaguchi, Yoshiki
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2022, 94 (01): : 117 - 129
[42] Low-Latency FIR Filter Structures Targeting FPGA Platforms
Benois, Piero Rivera
Nowak, Patrick
Zoelzer, Udo
Eckert, Marcel
Klauer, Bernd
HEART 2018: PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON HIGHLY-EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, 2018,
[43] Low power and low area VLSI implementation of vedic design FIR filter for ECG signal de-noising
Sumalatha, M.
Naganjaneyulu, P. V.
Prasad, K. Satya
MICROPROCESSORS AND MICROSYSTEMS, 2019, 71
[44] Low power low area VLSI implementation of adaptive FIR filter using DA for decision feed back equalizer
Vijetha, K.
Naik, B. Rajendra
MICROPROCESSORS AND MICROSYSTEMS, 2022, 93
[45] Low power low area VLSI implementation of adaptive FIR filter using DA for decision feed back equalizer
Vijetha, K.
Naik, Rajendra B.
MICROPROCESSORS AND MICROSYSTEMS, 2022, 93
[46] FIR Filter Design Based On FPGA
Zheng Jiayu
Wei Zhenhua
2018 10TH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2018, : 36 - 40
[47] IMPLEMENTATION OF AREA EFFICIENT MULTIPLIER AND ADDER ARCHITECTURE IN DIGITAL FIR FILTER
Srividya
IIOAB JOURNAL, 2016, 7 (02) : 3 - 8
[48] FPGA realization of multipurpose FIR filter
Reaz, MBI
Islam, MT
Sulaiman, MS
Ali, MAM
Sarwar, H
Rafique, S
PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT'2003, PROCEEDINGS, 2003, : 912 - 915
[49] Design of FIR filter based on FPGA
Sun Chao
Qi Hui
Su Tong
Ma Junzhi
Zhu Yongjie
Ding Jianjun
PROCEEDINGS OF 2020 IEEE 4TH INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC 2020), 2020, : 1691 - 1694
[50] Design of FIR Filter Based on FPGA
Liu, Cai-hong
Tian, Shuang-liang
Liu, Zi-long
2018 INTERNATIONAL CONFERENCE ON SENSORS, SIGNAL AND IMAGE PROCESSING (SSIP 2018), 2018, : 46 - 50

← 1 2 3 4 5 →