A Low Area FIR Filter For FPGA Implementation

被引：0

作者：

Damian, Catalin ^{[1
]}

Lunca, Eduard ^{[1
]}

机构：

[1] Gh Asachi Tech Univ Iasi, Fac Elect Engn, Iasi 700050, Romania

来源：

2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP) | 2011年

关键词：

FIR filter; FPGA; SOPOT;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a high speed and low area architecture for the implementation of a FIR (Finite Impulse Response) filter into a Field Programmable Gate Array (FPGA) device. The new FIR filter type is implemented with no multiplication block, using only adders and shifting registers. This is possible because a coefficient approximation is performed, using an algorithm that computes the coefficients like a sum-of-power-of-two terms.

引用

页码：521 / 524

页数：4

共 50 条

[1] Low power and Area Efficient Reconfigurable FIR Filter implementation in FPGA
Gunasekaran, K.
Manikandan, M.
2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 300 - 303
[2] The Implementation of FIR Low-pass Filter Based on FPGA and DA
Cui Guo-wei
Wang Feng-ying
PROCEEDINGS OF THE 2013 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL AND INFORMATION PROCESSING (ICICIP), 2013, : 604 - 608
[3] Low Power FIR Filter implementation on FPGA using Parallel Distributed Arithmetic
Khan, Shaheen
Jaffery, Zainul Abdin
2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
[4] Implementation of a Frequency FIR Filter as 2D-FIR Filter Based on FPGA
Fakharian, Ahmad
Badr, Saeed
Abdi, Mohsen
2015 AI & ROBOTICS (IRANOPEN), 2015,
[5] Design and implementation of FIR digital filter based on FPGA
Song Zhuo-da
Wang Zhi-qian
Li Jian-rong
Shen Cheng-wu
Liu Shao-jin
CHINESE JOURNAL OF LIQUID CRYSTALS AND DISPLAYS, 2020, 35 (10) : 1073 - 1078
[6] FPGA Implementation of Matrix Decomposition Based FIR Filter
Wang, Hao
Yan, Jianyang
2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 374 - 377
[7] Design and implementation of efficient FIR filter based on FPGA
Jiang, Li-Ping
Tan, Xue-Qin
Wang, Jian-Xin
Nanjing Li Gong Daxue Xuebao/Journal of Nanjing University of Science and Technology, 2007, 31 (01): : 125 - 128
[8] The Implementation methods of High Speed FIR Filter on FPGA
Li, Ying
Peng, Chungan
Yu, Dunshan
Zhang, Xing
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2208 - 2211
[9] FPGA Based Implementation of FIR Filter for FOFDM Waveform
Shahbaz, Muhammad Matcen
Wakeel, Aasim
Junaid-ur-Rehman
Khan, Bahram
2019 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND DIGITAL SYSTEMS (C-CODE), 2019, : 226 - 230
[10] Implementation of Energy Efficient FIR Gaussian Filter on FPGA
Anand, Vatsala
Kaur, Amanpreet
PROCEEDINGS OF 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC 2K17), 2017, : 431 - 435

← 1 2 3 4 5 →