共 19 条
[2]
Predicting inter-thread cache contention on a chip multi-processor architecture
[J].
11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS,
2005,
:340-351
[6]
A Methodology for Co-Location Aware Application Performance Modeling in Multicore Computing
[J].
2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS,
2015,
:434-443
[8]
Parallelization, Modeling, and Performance Prediction in the Multi-/Many Core Area: A Systematic Literature Review
[J].
2017 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CLOUD AND SERVICE COMPUTING (SC2 2017),
2017,
:48-55
[9]
Henning JL, 2006, ACM SIGARCH Computer Architecture News, V34, P1, DOI DOI 10.1145/1186736.1186737