A pre-placement individual net length estimation model and an application for modern circuits

被引：4

作者：

Farshidi, A. ^{[1
]}

Behjat, L. ^{[1
]}

Rakai, L. ^{[1
]}

Fathi, B. ^{[1
]}

机构：

[1] Univ Calgary, Dept Elect & Comp Engn, Calgary, AB, Canada

来源：

INTEGRATION-THE VLSI JOURNAL | 2011年 / 44卷 / 02期

关键词：

A-priori length estimation; Interconnect; Mixed-size circuits; Clustering;

D O I：

10.1016/j.vlsi.2010.11.003

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

With the advances in integrated circuit (IC) technology, managing the individual and total interconnect is becoming one of the main challenges facing designers. An individual a-priori length estimation model can be a useful tool in helping designers obtain lower net lengths and congestion of interconnect. In this paper, the main characteristics that need to be considered while designing an individual a-priori length estimation technique for today's integrated circuits are discussed. A model that includes some of the most prevalent characteristics is designed and tested using the most current benchmark circuits released by IBM. In addition, one application of the length estimation is proposed in which a predictor-corrector framework for clustering that can be used to improve the results of placement is implemented. This model shows that the corrector step can improve the final placement results by up to 33% for special cases. (C) 2010 Elsevier B.V. All rights reserved.

引用

页码：111 / 122

页数：12