共 6 条
[1]
A CMOS-compatible process for fabricating electrical through-vias in silicon
[J].
56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS,
2006,
:831-+
[2]
Advanced processing techniques for through-wafer interconnects
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B,
2004, 22 (01)
:248-256
[3]
*ITRS, ITRS 2007 WINT C PRE
[4]
Passivation integrity investigations for through wafer interconnects
[J].
2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL,
2008,
:506-509
[5]
Laermer F., 1996, Patent, Patent No. [5,501,893, 5501893]
[6]
*SEM INT, 2008, SPEC REP 3D INT