Demonstration of a novel tunnel FET with channel sandwiched by drain

被引:12
作者
Bagga, Navjeet [1 ]
Chauhan, Nitanshu [1 ,2 ]
Banchhor, Shashank [1 ]
Gupta, Divyam [1 ]
Dasgupta, S. [1 ]
机构
[1] Indian Inst Technol Roorkee, Dept Elect & Commun Engn, Roorkee 247667, Uttar Pradesh, India
[2] Natl Inst Technol Uttarakhand, Dept Elect Engn, Srinagar 246174, Uttarakhand, India
关键词
tunnel field effect transistor; band to band tunneling; semiconductor devices; ambipolar current; drain doping; GATE; TRANSISTORS;
D O I
10.1088/1361-6641/ab5434
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel double gate tunnel FET with channel sandwiched by drain (CSD-TFET) is proposed and investigated in this paper. The proposed CSD-TFET consists of three differently doped drain layers in which the middle layer is an extension of the channel and is sandwiched by the heavily doped top and bottom drain layers. The objective of the proposed endeavor is to reduce the ambipolar current without affecting the ON current. We have compared the results of CSD-TFET with the reference tunnel FET (RTFET) designed by using the same simulation setup as opted for simulating the proposed CSD-TFET. The extracted ambipolar current of CSD-TFET is similar to 10(4) times lower than that of RTEFT with no change in the ON current. An interesting flipping/crossover phenomenon in the gate-to-drain capacitance (C-gd) of the proposed CSD-TFET at a certain gate-to-drain voltage (V-GD) is observed. We also discussed the saturation phenomenon of the drain current and the variation of unity gain frequency with C-gd.
引用
收藏
页数:7
相关论文
共 28 条
[1]   Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain [J].
Abdi, Dawit B. ;
Kumar, M. Jagadesh .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (06) :187-190
[2]   A Novel VDSAT Extraction Method for Tunnel FETs and Its Implication on Analog Design [J].
Acharya, Abhishek ;
Dasgupta, Sudeb ;
Anand, Bulusu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (02) :629-633
[3]   Performance Enhancement of Novel InAs/Si Hetero Double-Gate Tunnel FET Using Gaussian Doping [J].
Ahish, Shylendra ;
Sharma, Dheeraj ;
Kumar, Yernad Balachandra Nithin ;
Vasantha, Moodabettu Harishchandra .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) :288-295
[4]   Band-to-band tunneling in carbon nanotube field-effect transistors [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Avouris, P .
PHYSICAL REVIEW LETTERS, 2004, 93 (19) :196805-1
[5]   Tunnel Field-Effect Transistors: Prospects and Challenges [J].
Avci, Uygar E. ;
Morris, Daniel H. ;
Young, Ian A. .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03) :88-95
[6]   A Novel Twofold Tunnel FET With Reduced Miller Capacitance: Proposal and Investigation [J].
Bagga, Navjeet ;
Chauhan, Nitanshu ;
Gupta, Divyam ;
Dasgupta, S. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) :3202-3208
[7]   Demonstration of a Novel Two Source Region Tunnel FET [J].
Bagga, Navjeet ;
Kumar, Anil ;
Dasgupta, Sudeb .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) :5256-5262
[8]   Surface Potential and Drain Current Analytical Model of Gate All Around Triple Metal TFET [J].
Bagga, Navjeet ;
Dasgupta, Sudeb .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (02) :606-613
[9]   Vertical tunnel field-effect transistor [J].
Bhuwalka, KK ;
Sedlmaier, S ;
Ludsteck, AK ;
Tolksdorf, A ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) :279-282
[10]   Symmetric U-Shaped Gate Tunnel Field-Effect Transistor [J].
Chen, Shupeng ;
Wang, Shulong ;
Liu, Hongxia ;
Li, Wei ;
Wang, Qianqiong ;
Wang, Xing .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) :1343-1349