Analytical Model and Optimization for Variable Drift Region Width SOI LDMOS Device

被引：9
|
作者：
Wang, Ying [1 ]
Meng, Xiong-Fei [2 ]
Tang, Pan-Pan [2 ]
Cui, Su-Fen [2 ]
机构：
[1] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Zhejiang, Peoples R China
[2] Harbin Engn Univ, Coll Informat & Commun Engn, Harbin 310018, Peoples R China
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2016年 / 63卷 / 11期
基金：
中国国家自然科学基金;
关键词：
Analytical model; equivalent drift; silicon-on-insulator lateral double-diffused MOS (SOI LDMOS); TRANSISTORS;
D O I：
10.1109/TED.2016.2607423
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we propose an analytical model for the variable drift region width (VDRW) silicon-on-insulator lateral double-diffused MOS (SOI LDMOS) device. Using the proposed model, for example, the breakdown voltage 375 V of VDRW SOI LDMOS is obtained with a 18-mu m drift region length, while the average value of the surface electric field can reach 20.8 V/mu m. A 3-D device simulator, Sentaurus, is used to investigate the performance of the VDRW structure. By analyzing the simulation results and the analytical values, it is proven that the proposed model can effectively optimize the doping profile and accurately forecast the breakdown voltage.
引用
收藏
页码：4352 / 4358
页数：7
相关论文
共 15 条
  • [1] Preliminary study and design for variation of lateral width SOI LDMOS device
    Wang, Ying
    Meng, Xiong-fei
    Cui, Su-fen
    SOLID-STATE ELECTRONICS, 2016, 116 : 65 - 69
  • [2] Analytical model of buried air partial SOI LDMOS
    Xing, Jingyu
    Duan, Baoxing
    Dong, Ziming
    Wang, Xiameng
    Yang, Yintang
    SUPERLATTICES AND MICROSTRUCTURES, 2019, 132
  • [3] An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method
    Yang, Kemeng
    Guo, Yufeng
    Zhang, Jun
    Yao, Jiafei
    Li, Man
    Du, Ling
    Huang, Xiaoming
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (01): : 49 - 56
  • [4] Unified Analytical Model for SOI LDMOS With Electric Field Modulation
    Duan, Baoxing
    Xing, Jingyu
    Dong, Ziming
    Yang, Yintang
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (08): : 686 - 694
  • [5] Analytical Model for the SOI Lateral Power Device With Step Width Technique and High-k Dielectric
    Yao, Jiafei
    Guo, Yufeng
    Yang, Kemeng
    Du, Lin
    Zhang, Jun
    Xia, Tian
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 3055 - 3059
  • [6] Investigation of a novel SOI LDMOS using p plus buried islands in the drift region by numerical simulations
    Lei, Jianmei
    Hu, Shengdong
    Yang, Dong
    Huang, Ye
    Yuan, Qi
    Guo, Jingwei
    Zeng, Linghui
    Wang, Siqi
    Yang, Xuan
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (02) : 646 - 652
  • [7] A novel substrate Voltage-assisted RESURF technique in SOI LDMOS with a heavily doped drift region
    Li, Man
    Wang, Ze
    Wang, Zixuan
    Guo, Yufeng
    Zhang, Jun
    Yao, Jiafei
    Zhang, Maolin
    Tang, Weihua
    SOLID-STATE ELECTRONICS, 2023, 207
  • [8] 3-D analytical model of the high-voltage interconnection effect for SOI LDMOS
    Du, Ling
    Guo, Yu-Feng
    Zhang, Jun
    Yao, Jia-Fei
    Liu, Jian-Hua
    Huang, Chen-Yang
    Li, Man
    SUPERLATTICES AND MICROSTRUCTURES, 2021, 160
  • [9] Analytical breakdown voltage model for a partial SOI-LDMOS transistor with a buried oxide step structure
    Jagamohan Sahoo
    Rajat Mahapatra
    Journal of Computational Electronics, 2021, 20 : 1711 - 1720
  • [10] Analytical breakdown voltage model for a partial SOI-LDMOS transistor with a buried oxide step structure
    Sahoo, Jagamohan
    Mahapatra, Rajat
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1711 - 1720
12