Built-In Self-Test for Multipliers in Altera Cyclone II Field Programmable Gate Arrays

被引:0
作者
Lusco, Michael A. [1 ]
Dailey, Justin L. [1 ]
Stroud, Charles E. [1 ]
机构
[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA
来源
PROCEEDINGS SSST 2011: 43RD IEEE SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY | 2011年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a Built-In Self-Test (BIST) approach designed to verify the integrity of the embedded multiplier cores in Altera Cyclone II Field Programmable Gate Arrays (FPGAs). This approach uses an architecture independent test algorithm implemented with parameterized VHDL to support all FPGAs in the Cyclone II family. The BIST is capable of detecting faults within all of the multiplier's modes of operation in three downloads and can identify the location of faulty multiplier(s). (1)
引用
收藏
页码:214 / 219
页数:6
相关论文
共 50 条
  • [41] Built-In Self-Test of Programmable Input/Output Tiles in Virtex-5 FPGAs
    Dutton, Bradley F.
    Stroud, Charles E.
    SSST: 2009 41ST SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2009, : 235 - 239
  • [42] A Programmable Online/Off-line Built-In Self-Test Scheme for RAMs with ECC
    Lu, Hsing-Chen
    Li, Jin-Fu
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1997 - 2000
  • [43] TEST SCHEDULING AND CONTROL FOR VLSI BUILT-IN SELF-TEST
    CRAIG, GL
    KIME, CR
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1099 - 1109
  • [44] REALISTIC BUILT-IN SELF-TEST FOR STATIC RAMS
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 26 - 34
  • [45] Built-in self-test methodology for A/D converters
    deVries, R
    Zwemstra, T
    Bruls, EMJG
    Regtien, PPL
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 353 - 358
  • [46] IMPLEMENTING A BUILT-IN SELF-TEST PLA DESIGN
    TREUER, R
    FUJIWARA, H
    AGARWAL, VK
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 37 - 48
  • [47] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
  • [48] Integration of partial scan and built-in self-test
    AT&T Bell Lab, Princeton, United States
    Journal of Electronic Testing: Theory and Applications (JETTA), 1995, 7 (1-2): : 125 - 137
  • [49] BUILT-IN SELF-TEST OF THE INTEL 80386 MICROPROCESSOR
    GELSINGER, PP
    VLSI SYSTEMS DESIGN, 1986, 7 (12): : 54 - 55
  • [50] INTEGRATION OF PARTIAL SCAN AND BUILT-IN SELF-TEST
    LIN, CJ
    ZORIAN, Y
    BHAWMIK, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 7 (1-2): : 125 - 137