共 50 条
- [2] An investigation of board level effects on compact thermal models of electronic chip packages EIGHTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2002, 2002, : 8 - 14
- [3] Compact thermal models of conduction cooled packages FIFTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 1999, : 221 - 230
- [4] DEVELOPMENT OF BOUNDARY CONDITION INDEPENDENT COMPACT THERMAL MODELS FOR OPTO-ELECTRONIC PACKAGES IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 2, 2010, : 741 - 751
- [5] On the performance of compact thermal models of electronic chip packages in conjugate board level simulation NINETEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 2003, : 313 - 318
- [7] A methodology for the generation of dynamic compact models of packages and heat sinks from thermal transient measurements IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 117 - 123
- [8] Hierarchical compact models for simulation of electronic chip packages IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2002, 25 (02): : 192 - 203
- [9] An assessment of the behavior of compact thermal models of electronic packages in a printed circuit board level environment ITHERM 2002: EIGHTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, PROCEEDINGS, 2002, : 69 - 76
- [10] Compact thermal models for electronic systems IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2003, 26 (01): : 179 - 185