Analytical CAD models for the signal transients and crosstalk noise of inductance-effect-prominent multicoupled RLC interconnect lines

被引：22

作者：

Kim, Taehoon ^{[1
]}

Eo, Yungseon ^{[1
]}

机构：

[1] Hanyang Univ, Dept Elect & Comp Engn, Ansan 425791, South Korea

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2008年 / 27卷 / 07期

关键词：

crosstalk; inductance effect; interconnect lines; signal transient; transmission lines;

D O I：

10.1109/TCAD.2008.923094

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Analytical compact-form models for the signal transients and crosstalk noise of inductive-effect-prominent multicoupled lines are developed. Capacitive and inductive coupling effects are investigated and formulated in terms of the effective single-transmission-line model and effective transmission line parameters for fundamental switching modes. Arbitrary switching multicoupled lines are readily decomposed with the fundamental modes by using a symbolic operation, followed by the signal transients and crosstalk noise of multicoupled lines with the closed-form expressions that are derived by using a waveform approximation technique. It is shown that the models have excellent agreement with SPICE simulation.

引用

页码：1214 / 1227

页数：14

共 36 条

[1] Statistical interconnect metrics for physical-design optimization [J].

Agarwal, Kanak ;

Agarwal, Mridul ;

Sylvester, Dennis ;

Blaauw, David .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (07) :1273-1288

[2] A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell [J].

Bai, P ;

Auth, C ;

Balakrishnan, S ;

Bost, M ;

Brain, R ;

Chikarmane, V ;

Heussner, R ;

Hussein, M ;

Hwang, J ;

Ingerly, D ;

James, R ;

Jeong, J ;

Kenyon, C ;

Lee, E ;

Lee, SH ;

Lindert, N ;

Liu, M ;

Ma, Z ;

Marieb, T ;

Murthy, A ;

Nagisetty, R ;

Natarajan, S ;

Neirynck, J ;

Ott, A ;

Parker, C ;

Sebastian, J ;

Shaheed, R ;

Sivakurnar, S ;

Steigerwald, J ;

Tyagi, S ;

Weber, C ;

Woolery, B ;

Yeoh, A ;

Zhang, K ;

Bohr, M .

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :657-660

[3] Interconnect coupling-aware driver modeling in static noise analysis for nanometer circuits [J].

Bai, XL ;

Chandra, R ;

Dey, S ;

Srinivas, PV .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (08) :1256-1263

[4] Switch-factor based loop RLC modeling for efficient timing analysis [J].

Cao, Y ;

Yang, XD ;

Huang, XJ ;

Sylvester, D .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (09) :1072-1078

[5] A new analytical delay and noise model for on-chip RLC interconnect [J].

Cao, Y ;

Huang, XJ ;

Sylvester, D ;

Chang, N ;

Hu, CM .

INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :823-826

[6] An efficient approach to crosstalk noise analysis at multiple operating modes [J].

Chandrasekar, S ;

Shrivastava, S ;

Mandal, A ;

Ramanathan, S .

17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, :709-712

[7] Worst case crosstalk noise for nonswitching victims in high-speed buses [J].

Chen, J ;

He, L .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (08) :1275-1283

[8]

CHOI SW, 2000, P 1 KOR INF DISPL SO, P65

[9] Analytical crosstalk noise and its induced-delay estimation for distributed RLC interconnects under ramp excitation [J].

Coulibaly, LM ;

Kadim, HJ .

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :1254-1257

[10] Performance computation for precharacterized CMOS gates with RC loads [J].

Dartu, F ;

Menezes, N ;

Pileggi, LT .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (05) :544-553

← 1 2 3 4 →