A low phase noise integrated SiGe 18..20 GHz fractional-N synthesizer

被引：0

作者：

Follmann, R. ^{[1
]}

Koether, D. ^{[1
]}

Kohl, T. ^{[1
]}

Engels, M. ^{[1
]}

Heyer, V. ^{[2
]}

Schmalz, K. ^{[2
]}

Herzel, F. ^{[2
]}

Winkler, W. ^{[2
]}

Osmany, S. ^{[3
]}

Jagdhold, U. ^{[3
]}

机构：

[1] IMST GmbH, D-47475 Kamp Lintfort, Germany

[2] Kayser Threde, Munich, Germany

[3] IHP, Frankfurt, Germany

来源：

2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2 | 2007年

关键词：

VCO; PLL; synthesizer; SiGe; mixed signal; CMOS; satellite applications; downconverter;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The communication market demands broadband transmission, high density television (HDTV) and interactivity, whereby HDTV will become the leading application. All applications require a high number of individual channels, leading to a large number of up- and down-converters. These high needs can be served best with highly integrated SiGe MMICs. It has been demonstrated that the best suited RF-element to be developed is the Local Oscillator (LO) synthesizer, which fits well to the SiGe technology. The most critical building blocks of the LO are the voltage controlled oscillator (VCO) which is challenging in its phase noise behavior and the fractional-N divider with its large influence on phase noise and spurs. This paper will describe the flexible design of a MMIC, which can be used also as a PLL circuit together with an external oscillator in a broad frequency range.

引用

页码：635 / +

页数：2

共 50 条

[41] A 0.20-2.43 GHz fractional-N frequency synthesizer with optimized VCO and reduced current mismatch CP [J].

Zou, Wei ;

Ren, Daming ;

Zou, Xuecheng .

FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2021, 22 (02) :251-261

[42] A 28-GHz Fractional-N Frequency Synthesizer with Reference and Frequency Doublers for 5G Cellular [J].

Siriburanon, Teerachot ;

Liu, Hanli ;

Nakata, Kengo ;

Deng, Wei ;

Son, Ju Ho ;

Lee, Dae Young ;

Okada, Kenichi ;

Matsuzawa, Akira .

ESSCIRC CONFERENCE 2015 - 41ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC), 2015, :76-79

[43] A Capacitance Boosted Full-Octave LC VCO Based 0.7 to 24 GHz Fractional-N Synthesizer [J].

Sadhu, Bodhisatwa ;

Ferriss, Mark ;

Friedman, Daniel .

PROCEEDINGS OF THE 2015 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC 2015), 2015, :111-114

[44] A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC [J].

Xu, Zule ;

Miyahara, Masaya ;

Okada, Kenichi ;

Matsuzawa, Akira .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (10) :2345-2356

[45] A 0.8-V 4.9-mW 1.2-GHz CMOS Fractional-N Frequency Synthesizer for UHF RFID Readers [J].

Wang, Wenting ;

Luong, Howard C. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (09) :2505-2513

[46] A constant loop bandwidth fractional-N frequency synthesizer for GNSS receivers [J].

Xizhen, Yin ;

Xiao Shimao ;

Jin Yuhua ;

Wu Qiwu ;

Ma Chengyan ;

Ye Tianchun .

JOURNAL OF SEMICONDUCTORS, 2012, 33 (04)

[47] A constant loop bandwidth fractional-N frequency synthesizer for GNSS receivers [J].

尹喜珍 ;

肖时茂 ;

金玉花 ;

吴启武 ;

马成炎 ;

叶甜春 .

半导体学报, 2012, 33 (04) :117-123

[48] A multiband ΔΣ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC [J].

Rogers, JWM ;

Dai, FF ;

Cavin, MS ;

Rahn, DG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (03) :678-689

[49] An Optimized ΔΣ Fractional-N Frequency Synthesizer for CMOS UHF RFID Reader [J].

Shi, Chunqi ;

Zhang, Runxi ;

Lai, Zongsheng .

2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, :545-548

[50] A 2 GHz Fractional-N Digital PLL with 1b Noise Shaping ΔΣ TDC [J].

Jee, Dong-Woo ;

Seo, Young-Hun ;

Park, Hong-June ;

Sim, Jae-Yoon .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) :875-883

← 1 2 3 4 5 →