A 600-MHz 54x54-bit multiplier with rectangular-styled Wallace tree

This paper presents an efficient layout method for a high-speed multiplier. The Wallace-tree method is generally used far high-speed multipliers. In the conventional Wallace tree, however, every partial product is added in a single direction from top to bottom. Therefore, the number of adders increases as the adding stage moves forward, As a result, it generates a dead area when the multiplier is laid out in a rectangle. To solve this problem, we propose a rectangular Wallace-tree construction method. In our method, the partial products are divided into two groups and added in the opposite direction. The partial products in the first group are added downward, and the partial products in the second group are added upward. Using this method, we eliminate the dead area. Also, we optimized the carry propagation between the two groups to realize high speed and a simple layout. We applied it to a 54 x 54-bit multiplier. The 980 mum x 1000 I-tm area size and the 600-MHz clock speed have been achieved using 0.18-mum CMOS technology.