Crosstalk in SOI Microring Resonator-Based Filters

被引:45
作者
Jayatilleka, Hasitha [1 ]
Murray, Kyle [1 ]
Caverley, Michael [1 ]
Jaeger, Nicolas A. F. [1 ]
Chrostowski, Lukas [1 ]
Shekhar, Sudip [1 ]
机构
[1] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Add-drop multiplexers; crosstalk; microring resonator; optical filters; optical interconnects; silicon photonics; wavelength division multiplexing (WDM); SILICON PHOTONICS; COHERENT CROSSTALK; WDM; CHIP; COMPACT; PERFORMANCE; NETWORKS; SWITCH;
D O I
10.1109/JLT.2015.2480101
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We experimentally investigate the interchannel and intrachannel crosstalk of first- and second-order microring resonator (MRR) filters fabricated on a silicon-on-insulator platform. We find that there is an MRR radius that maximizes the wavelength division multiplexing channel count given a waveguide geometry, a maximum tolerable insertion loss, and a minimum permissible adjacent channel isolation. The measured power penalties due to interchannel crosstalk of two-channel demultiplexers based on first-order and series-coupled MRR filters are presented as functions of channel spacing and adjacent channel isolation. Next, we compare the intrachannel crosstalk of first-order, cascaded, and series-coupled MRR add-drop filters. Our results show that first-order MRR devices are unsuitable for simultaneous add-drop operation at high data rates and small channel spacings. Intrachannel crosstalk of cascaded and series-coupled designs are measured as functions of the data rate and the level of detuning between the MRRs. Low intrachannel crosstalk power penalties are demonstrated for cascaded and series-coupled MRR filters for data rates up to 20 Gb/s. Based on the measured results, we present requirements for the input-to-through response of add-drop filters that will ensure low intrachannel crosstalk.
引用
收藏
页码:2886 / 2896
页数:11
相关论文
共 43 条
[1]   Experimental performance of DWDM quadruple Vernier racetrack resonators [J].
Boeck, Robert ;
Flueckiger, Jonas ;
Chrostowski, Lukas ;
Jaeger, Nicolas A. F. .
OPTICS EXPRESS, 2013, 21 (07) :9103-9112
[2]   Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks [J].
Chan, Johnnie ;
Hendry, Gilbert ;
Bergman, Keren ;
Carloni, Luca P. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (10) :1507-1520
[3]   Compact, low-loss and low-power 8x8 broadband silicon optical switch [J].
Chen, Long ;
Chen, Young-kai .
OPTICS EXPRESS, 2012, 20 (17) :18977-18985
[4]   Monolithic silicon chip with 10 modulator channels at 25 Gbps and 100-GHz spacing [J].
Chen, Long ;
Doerr, Christopher R. ;
Dong, Po ;
Chen, Young-kai .
OPTICS EXPRESS, 2011, 19 (26) :946-951
[5]   Reconfigurable multi-channel second-order silicon microring-resonator filterbanks for on-chip WDM systems [J].
Dahlem, Marcus S. ;
Holzwarth, Charles W. ;
Khilo, Anatol ;
Kaertner, Franz X. ;
Smith, Henry I. ;
Ippen, Erich P. .
OPTICS EXPRESS, 2011, 19 (01) :306-316
[6]   Reconfigurable 100 Gb/s Silicon Photonic Network-on-Chip [J].
Dong, Po ;
Chen, Young-Kai ;
Gu, Tingyi ;
Buhl, Lawrence L. ;
Neilson, David T. ;
Sinsky, Jeffrey H. .
JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2015, 7 (01) :A37-A43
[7]   Silicon photonic devices and integrated circuits [J].
Dong, Po ;
Chen, Young-Kai ;
Duan, Guang-Hua ;
Neilson, David T. .
NANOPHOTONICS, 2014, 3 (4-5) :215-228
[8]   1x4 reconfigurable demultiplexing filter based on free-standing silicon racetrack resonators [J].
Dong, Po ;
Qian, Wei ;
Liang, Hong ;
Shafiiha, Roshanak ;
Wang, Xin ;
Feng, Dazeng ;
Li, Guoliang ;
Cunningham, John E. ;
Krishnamoorthy, Ashok V. ;
Asghari, Mehdi .
OPTICS EXPRESS, 2010, 18 (24) :24504-24509
[9]   BER evaluation of a low-crosstalk silicon integrated multi-microring network-on-chip [J].
Gambini, Fabrizio ;
Faralli, Stefano ;
Pintus, Paolo ;
Andriolli, Nicola ;
Cerutti, Isabella .
OPTICS EXPRESS, 2015, 23 (13) :17169-17178
[10]   Ring resonator modulators in silicon for interchip photonic links [J].
Oracle Labs., Oracle, San Diego, CA 92121, United States .
IEEE J Sel Top Quantum Electron, 2013, 6