共 25 条
- [1] [Anonymous], 2011, Runtime Verification - Second International Conference, RV 2011, DOI [10.1007/978-3-642-29860-812, 10.1007/978-3-642-29860-8_12, DOI 10.1007/978-3-642-29860-8_12]
- [2] Arif M. Fareed, 2020, 2020 Formal Methods in Computer Aided Design (FMCAD), P93, DOI 10.34727/2020/isbn.978-3-85448-042-6_16
- [4] A Decision Tree Approach to Data Classification using Signal Temporal Logic [J]. HSCC'16: PROCEEDINGS OF THE 19TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, 2016, : 1 - 10
- [5] Interval Temporal Logic Decision Tree Learning [J]. LOGICS IN ARTIFICIAL INTELLIGENCE, JELIA 2019, 2019, 11468 : 778 - 793
- [6] Camacho A., 2019, P INT C AUT PLANN SC, P621, DOI DOI 10.1609/ICAPS.V29I1.3529
- [7] De Giacomo Giuseppe., 2013, P 23 INT JOINT C ART, P854
- [8] Z3: An efficient SMT solver [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 2008, 4963 : 337 - 340
- [9] Dwyer M. B., 1998, Proceedings of FMSP'98. Second Workshop on Formal Methods in Software Practice, P7, DOI 10.1145/298595.298598
- [10] Gaglione J., ABS210415083 CORR