A digital adaptive filter architecture for hard-disk drive read channels

被引:0
作者
Ndjountche, Tertulien [1 ]
机构
[1] Univ Quebec, Dept Comp Sci & Engn, Gatineau, PQ J8X 3X7, Canada
来源
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II | 2006年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the increasing recording densities, adaptive equalizers used in disk-drive read channels have to operate at high frequencies. Using traditional design techniques, a compromise has to be made between speed, power, latency and area of the chip. The proposed equalizer is based on an adaptive lattice filter with an improved stability and low-sensitivity to round-off noise due to the orthogonality between internal states. An increase of speed and a reduction of power consumption are achieved in the resulting structure by using high-speed and low-power multiplier architectures based on an improved partial product encoding and pipeline stages to reduce the length of critical paths.
引用
收藏
页码:31 / 35
页数:5
相关论文
共 10 条
[1]  
[Anonymous], IEEE ICASSP 77
[2]   A SIGNED BINARY MULTIPLICATION TECHNIQUE [J].
BOOTH, AD .
QUARTERLY JOURNAL OF MECHANICS AND APPLIED MATHEMATICS, 1951, 4 (02) :236-240
[3]   LOW-POWER CMOS DIGITAL DESIGN [J].
CHANDRAKASAN, AP ;
SHENG, S ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484
[4]  
Fadavi-Ardekani J., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P120, DOI 10.1109/92.238424
[5]   HIGH-SPEED ARITHMETIC IN BINARY COMPUTERS [J].
MACSORLEY, O .
PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1961, 49 (01) :67-&
[6]   Low-power 200-Msps, area-efficient, five-tap programmable FIR filter [J].
Moloney, D ;
O'Brien, J ;
O'Rourke, E ;
Brianti, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (07) :1134-1138
[7]   A CMOS front-end architecture for hard-disk drive read-channel equalizer [J].
Ndjountche, T ;
Luo, FL ;
Bobda, C .
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :2184-2187
[8]   A mixed-signal equalizer structure for magnetic storage read channels [J].
Ndjountche, T ;
Unbehauen, R .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 31 (01) :39-45
[9]   High-speed booth encoded parallel multiplier design [J].
Yeh, WC ;
Jen, CW .
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (07) :692-701
[10]   New single-clock CMOS latches and flipflops with improved speed and power savings [J].
Yuan, JR ;
Svensson, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (01) :62-69