共 10 条
[1]
[Anonymous], IEEE ICASSP 77
[4]
Fadavi-Ardekani J., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P120, DOI 10.1109/92.238424
[5]
HIGH-SPEED ARITHMETIC IN BINARY COMPUTERS
[J].
PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS,
1961, 49 (01)
:67-&
[7]
A CMOS front-end architecture for hard-disk drive read-channel equalizer
[J].
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS,
2005,
:2184-2187