A dynamic logic circuit embedded flip-flop for asic design

被引：0

作者：

Hirairi, K ^{[1
]}

Kosaka, H ^{[1
]}

Moriki, K ^{[1
]}

Keino, K ^{[1
]}

Onuma, K ^{[1
]}

机构：

[1] Sony Corp, Platform SOC Solut Ctr, Shinagawa Ku, Tokyo 1410032, Japan

来源：

PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS | 2000年

关键词：

D O I：

10.1109/APASIC.2000.896898

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report a flip-flop with a dynamic logic circuit for data path designed with standard cell. The flip-flop provides fast logic operation by the dynamic logic circuit and reduces total power dissipation of a data path by suppressing glitches. An absolute difference unit for motion estimation is used in a benchmark test. By using the flip-flop, the unit is 20% to 40% faster and has 20% to 50% less power dissipation than when conventional D-FFs are used.

引用

页码：21 / 24

页数：4

共 50 条

[21] From a fuzzy flip-flop to a MVL flip-flop
Maguire, LP
McGinnity, TM
McDaid, LJ
1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 294 - 299
[22] From a fuzzy flip-flop to a MVL flip-flop
Univ of Ulster, United Kingdom
Proc Int Symp Mult Valued Logic, (294-299):
[23] FLIP-FLOP RESOLVING TIME TEST CIRCUIT
ROSENBERGER, F
CHANEY, TJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 731 - 738
[24] Dynamic flip-flop with improved power
Nedovic, N
Oklobdzija, VG
2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 323 - 326
[25] An On-Chip Flip-Flop Characterization Circuit
Jain, Abhishek
Veggetti, Andrea
Crippa, Dennis
Rolandi, Pierluigi
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 41 - +
[26] Low-Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Featuring Efficient Embedded Logic
Absel, Kalarikkal
Manuel, Lijo
Kavitha, R. K.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (09) : 1693 - 1704
[27] FLIP-FLOP
WYLIE, A
NEW SCIENTIST, 1990, 126 (1716) : 77 - 77
[28] Design of Low-Power Quaternary Flip-Flop Based on Dynamic Source-coupled Logic
Wu Haixia
Zhong Shunan
Sun Zhentao
Qu Xiaonan
Chen Yueyang
2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 826 - 828
[29] Robust Flip-Flop Circuit against Soft Errors for Combinational and Sequential Logic Circuits
Uemura, Taiki
Tosaka, Yoshiharu
Matsuyama, Hideya
Takahisa, Keiji
Fukuda, Mitsuhiro
Hatanaka, Kichiji
JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (04)
[30] FLIP-FLOP
BIERMAN, MW
MINI-MICRO SYSTEMS, 1985, 18 (14): : 16 - 16

← 1 2 3 4 5 →