First microprocessors with immersion lithography

被引:23
作者
Gil, D [1 ]
Bailey, T [1 ]
Corliss, D [1 ]
Brodsky, MJ [1 ]
Lawson, P [1 ]
Rutten, M [1 ]
Chen, Z [1 ]
Lustig, N [1 ]
Nigussie, T [1 ]
Petrillo, K [1 ]
Robinson, C [1 ]
机构
[1] IBM SRDC, Albany, NY USA
来源
Optical Microlithography XVIII, Pts 1-3 | 2005年 / 5754卷
关键词
193nm; immersion lithography; semiconductor manufacturing; microprocessors; exposure systems; BEOL; hyper NA;
D O I
10.1117/12.598855
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Immersion lithography has emerged as the leading solution for semiconductor manufacturing for the 45nm node. With the emergence of the first full-field immersion lithography scanners, the technology is getting ready to be inserted in semiconductor manufacturing facilities throughout the world. In the initial implementation phase, the enhanced depth-of-focus provided by immersion will be utilized to mitigate the narrow process window in which leading-edge semiconductor manufacturing has been forced to operate, creating a new set of opportunities.(1) The area of defects, however, has remained of critical concern for this technology. It has become clear that the ultimate proof of the readiness of immersion, especially from a defect point of view, must be attained by integrating the immersion process in a production environment. In this paper, we demonstrate that fully functional 90nm PowerPC (TM) microprocessors have been fabricated using immersion lithography for one of the litho-critical via levels. achieving the goal of confirming that immersion lithography is a viable manufacturing solution. For this demonstration, we utilized the AT1150i (ASML), currently at Albany NanoTech (NY). The system is a 0.75 NA full-field 193nm projection (4x) scanner. We were able to achieve lithographic and overlay performance that exceeded product specifications while achieving a sufficiently low defect count so as to have yielding chips and modules. We have classified the leading types of defects that can be attributed to the immersion process and have assessed their processing impact. Electrical characterization of the integrated devices confirmed full functionality at both wafer final test (WFT) and module test (MT).
引用
收藏
页码:119 / 128
页数:10
相关论文
共 11 条
[1]  
GIL D, 2004, J VAC SCI TECHN B, V22
[2]   Liquid immersion lithography - Evaluation of resist issues [J].
Hinsberg, W ;
Wallraff, G ;
Larson, C ;
Davis, B ;
Deline, V ;
Raoux, S ;
Miller, D ;
Houle, F ;
Hoffnagle, J ;
Sanchez, M ;
Rettner, C ;
Sundberg, L ;
Medeiros, D ;
Dammel, R ;
Conley, W .
ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 :21-33
[3]   Using scanning electrochemical microscopy to probe chemistry at the solid-liquid interface in chemically amplified immersion lithography [J].
LeSuer, RJ ;
Fan, FF ;
Bard, AJ ;
Taylor, C ;
Tsiartas, P ;
Willson, G ;
Conley, W ;
Feit, G ;
Kunz, R .
ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 :115-125
[4]  
LIN BJ, 2004, J MICROLITHOGRAPHY M, V3
[5]   Benefits and limitations of immersion lithography [J].
Mulkens, J ;
Flagello, D ;
Streefkerk, B ;
Graeupner, P .
JOURNAL OF MICROLITHOGRAPHY MICROFABRICATION AND MICROSYSTEMS, 2004, 3 (01) :104-114
[6]  
MULKENS J, 2004, P SPIE, V5377
[7]  
MULKENS J, 2003, OPTICAL LITHOGRAPHY
[8]  
PETRILLO K, 2005, P SPIE
[9]  
ROBERTSON S, 2004, INT S IMM 157 NM LIT
[10]  
STREEFKERK B, 2004, P SPIE, V5377