共 10 条
[1]
Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers
[J].
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY,
2012, 2 (06)
:944-955
[2]
Warpage and mechanical strength studies of ultra thin 150mm wafers.
[J].
NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM,
1996,
:190-194
[3]
Parametric Design Study for Minimized Warpage of WL-CSP
[J].
ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS,
2008,
:187-191
[4]
Wafer deposition/metallization and back grind, process-induced warpage simulation
[J].
53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS,
2003,
:1459-1462
[5]
Kurkowski Piotr, 2005, IEEE SEMI ADV SEM MA
[6]
Lim Ji-hyuk, 2007, IEEE INT EL MAN TECH, P298
[7]
Prediction of back-end process-induced wafer warpage and experimental verification
[J].
52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS,
2002,
:1182-1187
[8]
Warpage and Reliability of a 3D-MCM on an Embedded Substrate With Multiple Interconnection Method
[J].
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES,
2010, 33 (03)
:571-581
[9]
Four-laser bending beam measurements and FEM modeling of underfill induced wafer warpage
[J].
54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS,
2004,
:747-753
[10]
Zhu CS, 2012, 2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), P660