A low-power low-noise 600MHz CMOS IF demodulator for superheterodyne receivers

被引：0

作者：

Zheng, JH ^{[1
]}

Li, YM ^{[1
]}

Chen, HY ^{[1
]}

机构：

[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China

来源：

PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low-power low-noise Intermediate Frequency (IF) to baseband receiving chain (demodulator) for superheterodyne receivers fabricated in a 0.18-mum CMOS technology is presented. Due to introduce a new variable gain amplifier, the demodulator extends its operation frequency up to 600MHz, while maintaining high dynamic range of 70dB and low power consumption of 25mA. Simulations and measurements shows the gain control range is -2similar to68dB; the noise figure (NF) is 7.6dBsimilar to500, and. the IIP3 is -40dBmsimilar to20dBm. The chip occupies 0.5 mm(2).

引用

页码：317 / 320

页数：4

共 7 条

[1]

BEHBAHANI F, 2000, IEEE J SOLID STATE C, V35

[2]

Gray P., 2001, ANAL DESIGN ANALOG I, P849

[3] A LOW-POWER CMOS VGA FOR 50 MB/S DISK-DRIVE READ CHANNELS [J].

HARJANI, R .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (06) :370-376

[4] A low-voltage low-power wide-range CMOS variable gain amplifier [J].

Motamed, A ;

Hwang, C ;

Ismail, M .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (07) :800-811

[5] Design considerations for direct-conversion receivers [J].

Razavi, B .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (06) :428-435

[6]

Razavi Behzad, 1999, IEEE J SOLID STATE C, V34

[7] High dynamic range variable-gain amplifier for CDMA wireless applications [J].

Sahota, GS ;

Persico, CJ .

1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 :374-375

← 1 →