Enhanced performance of GeSn source-pocket tunnel field-effect transistors for low-power applications

被引:7
|
作者
Liu, Lei [1 ]
Liang, Renrong [1 ]
Wang, Jing [1 ]
Xu, Jun [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
MODEL;
D O I
10.7567/JJAP.55.071201
中图分类号
O59 [应用物理学];
学科分类号
摘要
Germanium-tin (GeSn) source-pocket tunnel field-effect transistors (TFETs) are comprehensively investigated by numerical device simulations at low supply voltages. Device configurations with homo- and hetero-tunneling junctions (TJ) are analyzed and compared. It is shown that direct-gap GeSn alloys are favorable for increasing the source-pocket tunneling rate. Increasing the source Sn composition of the device may aid the on-state current increase, but the subthreshold swing (SS) is degraded because of the reduced band gap. At ultrascaled supply voltages, the GeSn hetero-TJ TFET with higher pocket Sn composition exhibits the best performance and SS, and the device performance can be further improved by increasing the Sn composition in the pocket region. These simulation results could be used to understand and optimize the performance of GeSn source-pocket TFETs, which are very promising electronic devices for low-power applications. (C) 2016 The Japan Society of Applied Physics.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] A High-Performance Source-Pocket Tunnel Field-Effect Transistor
    Xu, Gaobo
    Yin, Huaxiang
    Xu, Qiuxia
    Tao, Guilong
    Wu, Zhenhua
    Bo, Jianhui
    Bi, Jinshun
    Li, Yongliang
    Zhou, Huajie
    Shang, Haiping
    Liu, Jinbiao
    Li, Junjie
    Xiong, Wenjuan
    Li, Junfeng
    Zhu, Huilong
    Zhao, Chao
    Wang, Wenwu
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [2] Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field-Effect Transistor
    Jhaveri, Ritesh
    Nagavarapu, Venkatagirish
    Woo, Jason C. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (01) : 80 - 86
  • [3] Tunnel Field-Effect Transistors for Future Low-Power Nano-Electronics
    Verhulst, A. S.
    Vandenberghe, W. G.
    Leonelli, D.
    Rooyackers, R.
    Vandooren, A.
    De Gendt, S.
    Heyns, M. M.
    Groeseneken, G.
    ULSI PROCESS INTEGRATION 6, 2009, 25 (07): : 455 - 462
  • [4] Low-power ternary inverter using vertical tunnel field-effect transistor with pocket
    Karmakar, Priyanka
    Sahu, P. K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024,
  • [5] Ferroelectric gate tunnel field-effect transistors with low-power steep turn-on
    Lee, M. H.
    Wei, Y. -T.
    Lin, J. -C.
    Chen, C. -W.
    Tu, W. -H.
    Tang, M.
    AIP ADVANCES, 2014, 4 (10)
  • [6] High temperature complementary heterojunction tunnel field-effect transistors for low-power circuits
    Goo, Dongbeom
    Seo, Ganghyeok
    Lim, Hongsik
    Won, Uiyeon
    Lee, Jongseok
    Jin, Taehyeok
    Sung, Kyunghwan
    Lee, Taehun
    Kim, Jinkyu
    Lee, Seok
    Cho, Jaehyun
    Watanabe, Kenji
    Taniguchi, Takashi
    Cho, Sungjae
    APPLIED PHYSICS LETTERS, 2025, 126 (08)
  • [7] Electrical Characteristics of Ge/Si-Based Source Pocket Tunnel Field-Effect Transistors
    Ahn, Tea Jun
    Yu, Yun Seop
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2018, 18 (09) : 5887 - 5892
  • [8] Heterojunction tunnel field-effect transistor suitable for high-speed low-power applications
    Kumar, Chinnala Pavan
    Sivani, K.
    APPLIED NANOSCIENCE, 2022, 13 (3) : 2481 - 2488
  • [9] Heterojunction tunnel field-effect transistor suitable for high-speed low-power applications
    Chinnala Pavan Kumar
    K. Sivani
    Applied Nanoscience, 2023, 13 : 2481 - 2488
  • [10] Enhancement of the DC performance of a PNPN hetero-dielectric BOX tunnel field-effect transistor for low-power applications
    Aslam, Mohd.
    Korram, Girjesh
    Sharma, Dheeraj
    Yadav, Shivendra
    Sharma, Neeraj
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (01) : 271 - 276