2T 2:1 MUX based 1 Bit Full Adder Design

被引：0

作者：

Singh, Neeraj Kumar ^{[1
]}

Sharma, Purnima Kumari ^{[1
]}

机构：

[1] North Eastern Reg Inst Sci & Technol, Dept Elect & Commun Engn, Nirjuli 791109, Arunachal Prade, India

来源：

2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP) | 2014年

关键词：

xor; mux; full adder; sum; carry; CMOS; LOGIC; CELL;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper puts forward a methodology for designing 1 bit full adder using a 2T mux. The 2T mux is combined in a specific manner to get a full adder with sum and carry output. The resulting 1 bit full adder is made up of 16 transistors. The simulation is done using Cadence Virtuoso Simulator using 180nm technology and 1.8V power supply. The results show the efficiency of the design.

引用

页数：3

共 20 条

[11]

Lin J. F., 2007, IEEE T CIRCUIT SYSTE, V54

[12] Low-voltage low-power CMOS full adder [J].

Radhakrishnan, D .

IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (01) :19-24

[13] FORMAL DESIGN PROCEDURES FOR PASS TRANSISTOR SWITCHING-CIRCUITS [J].

RADHAKRISHNAN, D ;

WHITAKER, SR ;

MAKI, GK .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) :531-536

[14] A novel low power energy recovery full adder cell [J].

Shalem, R ;

John, E ;

John, LK .

NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, :380-383

[15] A novel high-performance CMOS 1-bit full-adder cell [J].

Shams, AM ;

Bayoumi, MA .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (05) :478-481

[16] Performance analysis of low-power 1-bit CMOS full adder cells [J].

Shams, AM ;

Darwish, TK ;

Bayoumi, MA .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (01) :20-29

[17]

SHAMS AM, 2002, IEEE T VERY LARGE SC, V10

[18]

Wang D., 2009, NOVEL LOW POWER FULL

[19] A NEW DESIGN OF THE CMOS FULL ADDER [J].

ZHUANG, N ;

WU, HM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (05) :840-844

[20] Low-power logic styles: CMOS versus pass-transistor logic [J].

Zimmermann, R ;

Fichtner, W .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) :1079-1090

← 1 2 →