Modeling and evaluation of hardware/software designs

被引:1
|
作者
Tibrewala, NK [1 ]
Paul, JM [1 ]
Thomas, DE [1 ]
机构
[1] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA
来源
PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN | 2001年
关键词
hardware/software codesign; computer system modeling and simulation; digital system design;
D O I
10.1109/HSC.2001.924642
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We introduce the foundation of a system modeling environment targeted at capturing the anticipated interactions of hardware and software behaviors - not just their co-execution. Key to our approach is the separation of external and internal design testbenches. We use a frequency interleaved scheduling foundation ideally suited to our approach because it allows unrestricted hardware and software modeling, a mix of untimed and timed software, and a layered approach using software schedulers and protocols to resolve software to resource time budgets. We illustrate our approach by discussing how architectural corner cases that arise due to interacting hardware and software behaviors can be a meaningful digital modeling concept. In addition to characterizing the response of a system when viewed as a black box, we characterize the response of the design to anticipated design changes. We include examples and simulation results.
引用
收藏
页码:11 / 16
页数:6
相关论文
共 50 条
  • [1] SMASHUP: a toolchain for unified verification of hardware/software co-designs
    Lugou F.
    Apvrille L.
    Francillon A.
    Journal of Cryptographic Engineering, 2017, 7 (1) : 63 - 74
  • [2] MARKOVIAN PERFORMABILITY MODELING FOR HARDWARE-SOFTWARE SYSTEM
    Takahashi, Junichi
    Tokuno, Koichi
    Yamada, Shigeru
    15TH ISSAT INTERNATIONAL CONFERENCE ON RELIABILITY AND QUALITY IN DESIGN, PROCEEDINGS, 2009, : 382 - 386
  • [3] On the hardware-software partitioning problem:: system modeling and partitioning techniques
    López-Vallejo, M
    López, JC
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2003, 8 (03) : 269 - 297
  • [4] Codesign-Oriented Performability Modeling for Hardware-Software Systems
    Tokuno, Koichi
    Yamada, Shigeru
    IEEE TRANSACTIONS ON RELIABILITY, 2011, 60 (01) : 171 - 179
  • [5] Model-Based Design Automation of Hardware/Software Co-Designs for Xilinx Zynq PSoCs
    Streit, Franz-Josef
    Letras, Martin
    Wildermann, Stefan
    Hackenberg, Benjamin
    Falk, Joachim
    Becher, Andreas
    Teich, Juergen
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [6] Hardware/Software codesign of image processing applications using transaction level modeling
    Cheema, Muhammad Omer
    Hammami, Omar
    Lacassagne, Lionel
    Merigot, Alain
    2006 INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURE FOR MACHINE PERCEPTION AND SENSING, 2006, : 46 - +
  • [7] Evaluation of an Esterel-based Hardware/Software Co-Design Flow
    Roessler, Peter
    Zauner, Martin
    2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2009, : 42 - 45
  • [8] Hardware/software partitioning in Verilog
    Qin, SC
    He, JF
    Qiu, ZY
    Zhang, NX
    FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2002, 2495 : 168 - 179
  • [9] Hardware-Software Integrated Diagnosis for Intermittent Hardware Faults
    Dadashi, Majid
    Rashid, Layali
    Pattabiraman, Karthik
    Gopalakrishnan, Sathish
    2014 44TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN), 2014, : 363 - 374
  • [10] INCREMENTAL HARDWARE ESTIMATION DURING HARDWARE SOFTWARE FUNCTIONAL PARTITIONING
    VAHID, F
    GAJSKI, DD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 459 - 464