SCAIE-V: An Open-Source SCAlable Interface for ISA Extensions for RISC-V Processors

被引:1
|
作者
Damian, Mihaela [1 ]
Oppermann, Julian [1 ]
Spang, Christoph [1 ]
Koch, Andreas [1 ]
机构
[1] Tech Univ Darmstadt, Darmstadt, Germany
关键词
ISA Extension Interface; Custom Instructions; RISC-V;
D O I
10.1145/3489517.3530432
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Custom instructions extending a base ISA are often used to increase performance. However, only few cores provide open interfaces for integrating such ISA Extensions (ISAX). In addition, the degree to which a core's capabilities are exposed for extension varies wildly between interfaces. Thus, even when using open-source cores, the lack of standardized ISAX interfaces typically causes high engineering effort when implementing or porting ISAXes. We present SCAIE-V, a highly portable and feature-rich ISAX interface that supports custom control flow, decoupled execution, multi-cycle-instructions, and memory transactions. The cost of the interface itself scales with the complexity of the ISAXes actually used.
引用
收藏
页码:169 / 174
页数:6
相关论文
共 50 条
  • [41] SafeLS: an Open Source Implementation of a Lockstep NOEL-V RISC-V Core
    Sarraseca, Marcel
    Alcaide, Sergi
    Fuentes, Francisco
    Rodriguez, Juan Carlos
    Chang, Feng
    Lasfar, Ilham
    Canal, Ramon
    Cazorla, Francisco J.
    Abella, Jaume
    2023 IEEE 29TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN, IOLTS, 2023,
  • [42] RISC-V processors design: a methodology for crores development
    Barriga, Angel
    2020 XXXV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2020,
  • [43] Formal Verification of Security Properties on RISC-V Processors
    Chuah, Czea Sie
    Appold, Christian
    Leinmueller, Tim
    Proceedings - 2023 21st ACM/IEEE International Symposium on Formal Methods and Models for System Design, MEMOCODE 2023, 2023, : 159 - 168
  • [44] Formal Verification of Security Properties on RISC-V Processors
    Chuah, Czea Sie
    Appold, Christian
    Leinmueller, Tim
    2023 21ST ACM-IEEE INTERNATIONAL SYMPOSIUM ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, MEMOCODE, 2023, : 159 - 168
  • [45] NoX: a Compact Open-Source RISC-V Processor for Multi-Processor Systems-on-Chip
    Silva, Anderson, I
    Susin, Altamiro
    Kastensmidt, Fernanda L.
    Beck, Antonio Carlos S.
    Azambuja, Jose Rodrigo
    2024 37TH SBC/SBMICRO/IEEE SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2024, 2024, : 130 - 134
  • [46] ECC Memory for Fault Tolerant RISC-V Processors
    Doerflinger, Alexander
    Guan, Yejun
    Michalik, Soeren
    Michalik, Soenke
    Naghmouchi, Jamin
    Michalik, Harald
    ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2020, 2020, 12155 : 44 - 55
  • [47] Protecting RISC-V Processors against Physical Attacks
    Werner, Mario
    Schilling, Robert
    Unterluggauer, Thomas
    Mangard, Stefan
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1136 - 1141
  • [48] Implementation of DNN on a RISC-V Open Source Microprocessor for IoT devices
    Cai, Jingyong
    Takemoto, Masashi
    Nakajo, Hironori
    2018 IEEE 7TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE 2018), 2018, : 295 - 299
  • [49] Coyote: An Open Source Simulation Tool to Enable RISC-V in HPC
    Perez, Borja
    Fell, Alexander
    Davis, John D.
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 130 - 135
  • [50] Design and Synthesis of RISC-V Bit Manipulation Extensions
    Kim, Kevin
    Harris, David
    Macsai-Goren, Kip
    FIFTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, IEEECONF, 2023, : 1559 - 1563