SCAIE-V: An Open-Source SCAlable Interface for ISA Extensions for RISC-V Processors

被引:1
|
作者
Damian, Mihaela [1 ]
Oppermann, Julian [1 ]
Spang, Christoph [1 ]
Koch, Andreas [1 ]
机构
[1] Tech Univ Darmstadt, Darmstadt, Germany
关键词
ISA Extension Interface; Custom Instructions; RISC-V;
D O I
10.1145/3489517.3530432
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Custom instructions extending a base ISA are often used to increase performance. However, only few cores provide open interfaces for integrating such ISA Extensions (ISAX). In addition, the degree to which a core's capabilities are exposed for extension varies wildly between interfaces. Thus, even when using open-source cores, the lack of standardized ISAX interfaces typically causes high engineering effort when implementing or porting ISAXes. We present SCAIE-V, a highly portable and feature-rich ISAX interface that supports custom control flow, decoupled execution, multi-cycle-instructions, and memory transactions. The cost of the interface itself scales with the complexity of the ISAXes actually used.
引用
收藏
页码:169 / 174
页数:6
相关论文
共 50 条
  • [31] A RISC-V ISA Compatible Processor IP
    Birari, Akshay
    Birla, Piyush
    Varghese, Kuruvilla
    Bharadwaj, Amrutur
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [32] RISC-V2: A Scalable RISC-V Vector Processor
    Patsidis, Kariofyllis
    Nicopoulos, Chrysostomos
    Sirakoulis, Georgios Ch
    Dimitrakopoulos, Giorgos
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [33] Design of a Generic Security Interface for RISC-V Processors and its Applications
    Oh, Hyunyoung
    Park, Junmo
    Yang, Myonghoon
    Hwang, Dongil
    Paek, Yunheung
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 40 - 41
  • [34] RISC-V Processors for Spaceflight Embedded Platforms
    Malone, Steven
    Saenz, Patrick
    Phelan, Patrick
    2023 IEEE AEROSPACE CONFERENCE, 2023,
  • [35] Collective Communication for the RISC-V xBGAS ISA Extension
    Williams, Brody
    Wang, Xi
    Leidel, John D.
    Chen, Yong
    PROCEEDINGS OF THE 48TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPP 2019), 2019,
  • [36] Microarchitectural Timing Channels and their Prevention on an Open-Source 64-bit RISC-V Core
    Wistoff, Nils
    Schneider, Moritz
    Guerkaynak, Frank K.
    Benini, Luca
    Heiser, Gernot
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 627 - 632
  • [37] A RISC-V ISA Compatible Processor IP for SoC
    Budi, Suseela
    Gupta, Pradeep
    Varghese, Kuruvilla
    Bharadwaj, Amrutur
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [38] Optimised AES with RISC-V Vector Extensions
    Rizi, Mahnaz Namazi
    Zidaric, Nusa
    Batina, Lejla
    Mentens, Nele
    2024 27TH INTERNATIONAL SYMPOSIUM ON DESIGN & DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS, DDECS, 2024, : 57 - 60
  • [39] Towards Specification and Testing of RISC-V ISA Compliance
    Herdt, Vladimir
    Grosse, Daniel
    Drechsler, Rolf
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 995 - 998
  • [40] MiniFloats on RISC-V Cores: ISA Extensions With Mixed-Precision Short Dot Products
    Bertaccini, Luca
    Paulin, Gianna
    Cavalcante, Matheus
    Fischer, Tim
    Mach, Stefan
    Benini, Luca
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2024, 12 (04) : 1040 - 1055