SCAIE-V: An Open-Source SCAlable Interface for ISA Extensions for RISC-V Processors

被引:1
|
作者
Damian, Mihaela [1 ]
Oppermann, Julian [1 ]
Spang, Christoph [1 ]
Koch, Andreas [1 ]
机构
[1] Tech Univ Darmstadt, Darmstadt, Germany
关键词
ISA Extension Interface; Custom Instructions; RISC-V;
D O I
10.1145/3489517.3530432
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Custom instructions extending a base ISA are often used to increase performance. However, only few cores provide open interfaces for integrating such ISA Extensions (ISAX). In addition, the degree to which a core's capabilities are exposed for extension varies wildly between interfaces. Thus, even when using open-source cores, the lack of standardized ISAX interfaces typically causes high engineering effort when implementing or porting ISAXes. We present SCAIE-V, a highly portable and feature-rich ISAX interface that supports custom control flow, decoupled execution, multi-cycle-instructions, and memory transactions. The cost of the interface itself scales with the complexity of the ISAXes actually used.
引用
收藏
页码:169 / 174
页数:6
相关论文
共 50 条
  • [21] Open-Source RISC-V Processor IP Cores for FPGAs - Overview and Evaluation
    Hoeller, Roland
    Haselberger, Dominic
    Ballek, Dominik
    Roessler, Peter
    Krapfenbauer, Markus
    Linauer, Martin
    2019 8TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2019, : 122 - 127
  • [22] XiangShan Open-Source High Performance RISC-V Processor Design and Implementation
    Wang K.
    Xu Y.
    Yu Z.
    Tang D.
    Chen G.
    Chen X.
    Gou L.
    Hu X.
    Jin Y.
    Li Q.
    Li X.
    Lin J.
    Liu T.
    Liu Z.
    Wang H.
    Wang H.
    Zhang C.
    Zhang F.
    Zhang L.
    Zhang Z.
    Zhang Z.
    Zhao Y.
    Zhou Y.
    Zou J.
    Cai Y.
    Huan D.
    Li Z.
    Zhao J.
    He W.
    Sun N.
    Bao Y.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (03): : 476 - 493
  • [23] Adaptive simulation with Virtual Prototypes in an open-source RISC-V evaluation platform
    Herdt, Vladimir
    Grosse, Daniel
    Tempel, Soeren
    Drechsler, Rolf
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 116
  • [24] Poster: Marian: An Open Source RISC-V Processor with Zvk Vector Cryptography Extensions
    Szymkowiak, Thomas
    Isufi, Endrit
    Saarinen, Markku-Juhani
    PROCEEDINGS OF THE 2024 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, CCS 2024, 2024, : 4931 - 4933
  • [25] Isa extensions for finite field arithmetic accelerating kyber and newhope on risc-v
    Alkim E.
    Evkan H.
    Lahr N.
    Niederhagen R.
    Petri R.
    1600, Ruhr-University of Bochum (2020): : 219 - 242
  • [26] Rapid RISC: Fast Customization of RISC-V Processors
    Donofrio, David D.
    Leidel, John D.
    OPEN ARCHITECTURE/OPEN BUSINESS MODEL NET-CENTRIC SYSTEMS AND DEFENSE TRANSFORMATION 2022, 2022, 12119
  • [27] xBGAS: Toward a RISC-V ISA Extension for Global, Scalable Shared Memory
    Leidel, John D.
    Wang, Xi
    Conlon, Frank
    Chen, Yong
    Donofrio, David
    Fatollahi-Fard, Farzad
    Keville, Kurt
    PROCEEDINGS OF WORKSHOP ON MEMORY CENTRIC HIGH PERFORMANCE COMPUTING (MCHPC'18), 2018, : 22 - 26
  • [28] Evolution and Revolution of Computer Systems Courses with the Open RISC-V ISA
    Zhang, Ke
    PROCEEDINGS OF THE ACM CONFERENCE ON GLOBAL COMPUTING EDUCATION (COMPED '19), 2019, : 171 - 171
  • [29] An Open-Source Framework for the Generation of RISC-V Processor plus CGRA Accelerator Systems
    Ling, Xiaoyi
    Notsu, Takahiro
    Anderson, Jason
    2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 35 - 42
  • [30] A Comparative Survey of Open-Source Application-Class RISC-V Processor Implementations
    Doerflinger, Alexander
    Albers, Mark
    Kleinbeck, Benedikt
    Guan, Yejun
    Michalik, Harald
    Klink, Raphael
    Blochwitz, Christopher
    Nechi, Anouar
    Berekovic, Mladen
    PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), 2021, : 12 - 20