SCAIE-V: An Open-Source SCAlable Interface for ISA Extensions for RISC-V Processors

被引:1
|
作者
Damian, Mihaela [1 ]
Oppermann, Julian [1 ]
Spang, Christoph [1 ]
Koch, Andreas [1 ]
机构
[1] Tech Univ Darmstadt, Darmstadt, Germany
关键词
ISA Extension Interface; Custom Instructions; RISC-V;
D O I
10.1145/3489517.3530432
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Custom instructions extending a base ISA are often used to increase performance. However, only few cores provide open interfaces for integrating such ISA Extensions (ISAX). In addition, the degree to which a core's capabilities are exposed for extension varies wildly between interfaces. Thus, even when using open-source cores, the lack of standardized ISAX interfaces typically causes high engineering effort when implementing or porting ISAXes. We present SCAIE-V, a highly portable and feature-rich ISAX interface that supports custom control flow, decoupled execution, multi-cycle-instructions, and memory transactions. The cost of the interface itself scales with the complexity of the ISAXes actually used.
引用
收藏
页码:169 / 174
页数:6
相关论文
共 50 条
  • [1] SLM ISA and Hardware Extensions for RISC-V Processors
    Ghasemi, S. Maryam
    Meschkov, Sergej
    Krautter, Jonas
    Gnad, Dennis R. E.
    Tahoori, Mehdi B.
    2023 IEEE 29TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN, IOLTS, 2023,
  • [2] CNN Specific ISA Extensions Based on RISC-V Processors
    Yu, Xiang
    Yang, Zhijie
    Peng, Linghui
    Lin, Bo
    Yang, Wenjing
    Wang, Lei
    2022 5TH INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS AND SIMULATION (ICCSS 2022), 2022, : 116 - 120
  • [3] Scalable, Programmable and Dense: The HammerBlade Open-Source RISC-V Manycore
    Jung, Dai Cheol
    Ruttenberg, Max
    Gao, Paul
    Davidson, Scott
    Petrisko, Daniel
    Li, Kangli
    Kamath, Aditya K.
    Cheng, Lin
    Xie, Shaolin
    Pan, Peitian
    Zhao, Zhongyuan
    Yue, Zichao
    Veluri, Bandhav
    Muralitharan, Sripathi
    Sampson, Adrian
    Lumsdaine, Andrew
    Zhang, Zhiru
    Batten, Christopher
    Oskin, Mark
    Richmond, Dustin
    Taylor, Michael Bedford
    2024 ACM/IEEE 51ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2024, 2024, : 770 - 784
  • [4] Open-source Validation Suite for RISC-V
    Chupilko, Mikhail
    Kamkin, Alexander
    Protsenko, Alexander
    2019 20TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR/SOC TEST, SECURITY AND VERIFICATION (MTV 2019), 2019, : 7 - 12
  • [5] Synthesizing Hardware-Software Leakage Contracts for RISC-V Open-Source Processors
    Mohr, Gideon
    Guarnieri, Marco
    Reineke, Jan
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [6] XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions
    Garofalo, Angelo
    Tagliavini, Giuseppe
    Conti, Francesco
    Rossi, Davide
    Benini, Luca
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 186 - 191
  • [7] An Open-Source RISC-V Vector Math Library
    Tang, Ping Tak Peter
    PROCEEDINGS 2024 IEEE 31ST SYMPOSIUM ON COMPUTER ARITHMETIC, ARITH 2024, 2024, : 60 - 67
  • [8] PicoRio: An Open-Source, RISC-V Small-Board Computer to Elevate the RISC-V Software Ecosystem
    Zhangxi Tan
    Lin Zhang
    David Patterson
    Yi Li
    Tsinghua Science and Technology, 2021, 26 (03) : 384 - 386
  • [9] PicoRio: An Open-Source, RISC-V Small-Board Computer to Elevate the RISC-V Software Ecosystem
    Tan, Zhangxi
    Zhang, Lin
    Patterson, David
    Li, Yi
    TSINGHUA SCIENCE AND TECHNOLOGY, 2021, 26 (03) : 384 - 386
  • [10] An Open-Source Verification Framework for Open-Source Cores: A RISC-V Case Study
    Schiavone, Pasquale Davide
    Sanchez, Ernesto
    Ruospo, Annachiara
    Minervini, Francesco
    Zaruba, Florian
    Haugou, Germain
    Benini, Luca
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 43 - 48