Double pocket architecture using indium and boron for sub-100 nm MOSFETs

被引：5

作者：

Odanaka, S ^{[1
]}

Hiroki, A ^{[1
]}

Yamashita, K ^{[1
]}

Nakanishi, K ^{[1
]}

Noda, T ^{[1
]}

机构：

[1] Matsushita Semicond Co, ULSI Proc Technol Dev Ctr, Kyoto 6018413, Japan

来源：

IEEE ELECTRON DEVICE LETTERS | 2001年 / 22卷 / 07期

关键词：

indium diffusion; junction leakage current; MOSFET; pocket profile;

D O I：

10.1109/55.930681

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A double pocket architecture for sub-100 nm MOSFET's is proposed on the basis of indium pocket profiling at higher hose than the amorphization threshold. At high dose, the low-energy indium pockets realize the improvement of short channel effects and shallow extension formation of highly doped drain, maintaining the low junction leakage level. Double pocket architecture using indium and boron is demonstrated in a 70 nm gate length MOSFET with high drive currents and good control of the short channel effects.

引用

页码：330 / 332

页数：3

共 50 条

[21] Sub-100 nm metrology using interferometrically produced fiducials
Schattenburg, ML
Chen, C
Everett, PN
Ferrera, J
Konkola, P
Smith, HI
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1999, 17 (06): : 2692 - 2697
[22] Influence of Total Ionizing Dose on Sub-100 nm Gate-All-Around MOSFETs
Moon, Joon-Bae
Moon, Dong-Il
Choi, Yang-Kyu
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (03) : 1420 - 1425
[23] Simulations of Scaled Sub-100 nm Strained Si/SiGe p-Channel MOSFETs
Yang, L.
Watling, J. R.
Borici, M.
Wilkins, R. C. W.
Asenov, A.
Barker, J. R.
Roy, S.
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2003, 2 (2-4) : 363 - 368
[24] Simulations of Scaled Sub-100 nm Strained Si/SiGe p-Channel MOSFETs
L. Yang
J.R. Watling
M. Boriçi
R.C.W. Wilkins
A. Asenov
J.R. Barker
S. Roy
Journal of Computational Electronics, 2003, 2 : 363 - 368
[25] Monte Carlo simulations of δ-doping placement in sub-100 nm implant free InGaAs MOSFETs
Kalna, K.
Wang, Q.
Passlack, M.
Asenov, A.
MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2006, 135 (03): : 285 - 288
[26] Intrinsic fluctuations induced by a high-κ gate dielectric in sub-100 nm Si MOSFETs
García-Loureiro, AJ
Kalna, K
Asenov, A
NOISE AND FLUCTUATIONS, 2005, 780 : 239 - 242
[27] An Analytical Surface Potential Model For Pocket Implanted Sub-100 nm n-MOSFET
Bhuyan, Muhibul Haque
Khosru, Quazi D. M.
PROCEEDINGS OF ICECE 2008, VOLS 1 AND 2, 2008, : 442 - +
[28] Industry confronts sub-100 nm challenges
Peters, Laura
Semiconductor International, 2003, 26 (01) : 42 - 48
[29] Deep sub-100 nm design challenges
Furuyama, Tohru
DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 9 - 16
[30] Magnetic Vortices in Sub-100 nm Magnets
Roshchin, Igor V.
Li, Chang-Peng
Suhl, Harry
Batlle, Xavier
Roy, S.
Sinha, Sunil K.
Park, S.
Pynn, Roger
Fitzsimmons, M. R.
Mejia-Lopez, Jose
Altbir, Dora
Romero, A. H.
Dumas, R.
Liu, Kai
Schuller, Ivan K.
ICEAA: 2009 INTERNATIONAL CONFERENCE ON ELECTROMAGNETICS IN ADVANCED APPLICATIONS, VOLS 1 AND 2, 2009, : 1029 - 1029

← 1 2 3 4 5 →