The scalable coherent interface (SCI)

被引:12
作者
Gustavson, DB [1 ]
Li, Q [1 ]
机构
[1] SANTA CLARA UNIV, DEPT COMP ENGN, SANTA CLARA, CA 95053 USA
关键词
D O I
10.1109/35.533919
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There is rapidly increasing demand for very-high-performance networked communication for workstation clusters, distributed databases, multiprocessors, industrial data acquisition and control systems, shared access to distributed data, and so on. Higher-bandwidth hardware using the traditional protocols is not sufficient. Even at 100 Mb/s, and certainly at. 250 Mb/s, throughput for many applications is so limited by delays due to architecturally induced inefficiencies, such as software overheads (often hundreds of microseconds), that higher bandwidth generally raises cost without improving performance. A new approach to communication is required, one that can eliminate the delay due to software overheads, if we are to reap the full benefit of the far higher bandwidths that modern hardware can provide. SCl solves this problem by using the distributed-shared-memory paradigm, typically offering submicrosecond delays and bandwidths currently in the range of 1250 to 8000 Mb/s per network node. This article first reviews the general properties that an appropriate system architecture should have, and introduces an architectural model, the Local Area MultiProcessor, distinguished by its shared-memory performance and its ability to handle LAN-style distances. These desired properties are then considered in more detail, and practical design decisions are made, illustrated by the evolution of the ISO/ANSI/IEEE standard Scalable Coherent Interface (SCI) as it addressed these issues. Finally, the current status of the various SCI follow-on and support projects is reported.
引用
收藏
页码:52 / 63
页数:12
相关论文
共 33 条
[1]  
AGARWAL A, 1991, P WORKSH SCAL SHAR M
[2]  
ALMASI GS, 1994, HIGHLY PARALLEL COMP, P577
[3]  
[Anonymous], 1993, P S COMP ARCH ISCA
[4]   CACHE COHERENCE PROTOCOLS - EVALUATION USING A MULTIPROCESSOR SIMULATION-MODEL [J].
ARCHIBALD, J ;
BAER, JL .
ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1986, 4 (04) :273-298
[5]  
Bach MJ, 1986, DESIGN UNIX OPERATIN
[6]  
Blumrich M. A., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P142, DOI 10.1109/ISCA.1994.288154
[7]   Protected, user-level DMA for the SHRIMP network interface [J].
Blumrich, MA ;
Dubnicki, C ;
Felten, EW ;
Li, K .
SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, :154-165
[8]  
*CONVEX COMP CORP, 1993, EX ARCH MAN
[9]  
CROWTHER W, 1985, IEEE COMPUT ARCH SEP, P18
[10]  
DELP G, 1991, IEEE NETWORK JUL, P34