On-chip interconnect modeling by wire duplication

被引：7
|
作者：
Zhong, G [1 ]
Koh, CK [1 ]
Roy, K [1 ]
机构：
[1] Purdue Univ, Dept Elect & Comp Engn, W Lafayette, IN 47907 USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2003年 / 22卷 / 11期
关键词：
circuit; inductance; interconnect; modeling;
D O I：
10.1109/TCAD.2003.818303
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The authors present a novel wire duplication-based interconnect modeling technique. The proposed modeling technique exploits the sparsity of the L-1 matrix, where L is the inductance matrix, and constructs a sparse and stable equivalent circuit by windowing the original inductance matrix. The resulting circuit model is sparse and exhibits the same stability property as the K method. Numerical results show that the proposed wire duplication model has high accuracy and is more efficient than many existing techniques.
引用
收藏
页码：1521 / 1532
页数：12
相关论文
共 50 条
  • [41] Layout techniques for on-chip interconnect inductance reduction
    Tu, SW
    Jou, JY
    Chang, YW
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 269 - 273
  • [42] A Convolutional Code for On-chip Interconnect Crosstalk Reduction
    Courtay, Antoine
    Boutillon, Emmanuel
    Laurent, Johann
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 145 - 148
  • [43] TrafficLite: A Configurable On-Chip Interconnect Router Microarchitecture
    Xie Bin
    Fu Weiwei
    Chen Tian-zhou
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 501 - 508
  • [44] Packetized on-chip interconnect communication analysis for MPSoC
    Ye, TT
    Benini, L
    De Micheli, G
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 344 - 349
  • [45] Exploiting New Interconnect Technologies in On-Chip Communication
    Kim, John
    Choi, Kiyoung
    Loh, Gabriel
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 124 - 136
  • [46] On-chip interconnect lines with patterned ground shields
    Lowther, R
    Lee, SG
    IEEE MICROWAVE AND GUIDED WAVE LETTERS, 2000, 10 (02): : 49 - 51
  • [47] Global interconnect optimization in the presence of on-chip inductance
    Roy, Abinash
    Chowdhury, Masud H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 885 - 888
  • [48] Transition Skew Coding for global on-chip interconnect
    Akl, Charbel J.
    Bayoumi, Magdy A.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1091 - 1096
  • [49] Wave-pipelined on-chip global interconnect
    Zhang, Lizheng
    Hu, Yuhen
    Chen, Charlie Chung-Ping
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 127 - 132
  • [50] On-chip transmission line interconnect for SiCMOS LSI
    Masu, K
    Okada, K
    Ito, H
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 353 - +
12345