On-chip interconnect modeling by wire duplication

被引：7
|
作者：
Zhong, G [1 ]
Koh, CK [1 ]
Roy, K [1 ]
机构：
[1] Purdue Univ, Dept Elect & Comp Engn, W Lafayette, IN 47907 USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2003年 / 22卷 / 11期
关键词：
circuit; inductance; interconnect; modeling;
D O I：
10.1109/TCAD.2003.818303
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The authors present a novel wire duplication-based interconnect modeling technique. The proposed modeling technique exploits the sparsity of the L-1 matrix, where L is the inductance matrix, and constructs a sparse and stable equivalent circuit by windowing the original inductance matrix. The resulting circuit model is sparse and exhibits the same stability property as the K method. Numerical results show that the proposed wire duplication model has high accuracy and is more efficient than many existing techniques.
引用
收藏
页码：1521 / 1532
页数：12
相关论文
共 50 条
  • [11] High-speed on-chip interconnect modeling for circuit simulation
    Caputa, P
    Alvandpour, A
    Svensson, C
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 143 - 146
  • [12] A multiconductor transmission line methodology for global on-chip interconnect modeling and analysis
    Elfadel, IM
    Deutsch, A
    Smith, HH
    Rubin, BJ
    Kopcsay, GV
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01): : 71 - 78
  • [13] An alternative architecture for on-chip global interconnect: Segmented bus power modeling
    Zhang, Y
    Ye, W
    Irwin, MJ
    CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1062 - 1065
  • [14] A network-on-chip with 3Gbps/wire serialized on-chip interconnect using adaptive control schemes
    Lee, Se-Joong
    Kim, Kwanho
    Kim, Hyejung
    Cho, Namjun
    Yoo, Hoi-Jun
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 77 - +
  • [15] Methodology for adapting on-chip interconnect architectures
    Suboh, Suboh
    Narayana, Vikram
    Bakhouya, Mohamed
    Gaber, Jaafar
    El-Ghazawi, Tarek
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 109 - 117
  • [16] Extraction and applications of on-chip interconnect inductance
    Wong, SS
    Kim, SY
    Yue, CP
    Chang, R
    O'Mahony, F
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 142 - 146
  • [17] Trends in emerging On-chip interconnect technologies
    University of California, Irvine, CA, United States
    不详
    IPSJ Trans. Syst. LSI Des. Methodol., 2008, (2-17):
  • [18] On-chip interconnect schemes for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 442 - 453
  • [19] On-chip switched optical waveguide interconnect
    Tang, YJ
    Tang, SN
    Lin, JB
    Colegrove, J
    Craig, DM
    OPTOELECTRONIC DEVICES AND INTEGRATION, PTS 1 AND 2, 2005, 5644 : 165 - 171
  • [20] Future on-chip interconnect metallization and electromigration
    Hu, C-K
    Kelly, J.
    Huang, H.
    Motoyama, K.
    Shobha, H.
    Ostrovski, Y.
    Chen, J. H-C
    Patlolla, R.
    Peethala, B.
    Adusumilli, P.
    Spooner, T.
    Quon, R.
    Gignac, L. M.
    Breslin, C.
    Lian, G.
    Ali, M.
    Benedict, J.
    Lin, X. S.
    Smith, S.
    Kamineni, V
    Zhang, X.
    Mont, F.
    Siddiqui, S.
    Baumann, F.
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
12345