Rapid design space exploration by hybrid fuzzy search approach for optimal architecture determination of multi objective computing systems

被引:10
作者
Sengupta, Anirban [1 ]
Sedaghat, Reza [1 ]
Zeng, Zhipeng [1 ]
机构
[1] Ryerson Univ, Dept Elect & Comp Engn, Toronto, ON, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
HIGH-LEVEL SYNTHESIS;
D O I
10.1016/j.microrel.2010.08.003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Design Space Exploration (DSE) with multi-parametric objective in High Level Synthesis (HLS) involves assessing the various design points in the architecture design space to find the optimum solution for the design according to the system requirements specified. Due to the time to market pressure, the cost of solving the problem of architecture selection by exhaustive analysis is strictly forbidden. The tradeoffs linked to the selection of the appropriate design point during architecture evaluation needs careful assessment for efficient design space exploration. Further DSE requires satisfying multiple conflicting multi objective conditions such as increase in accuracy of evaluation during DSE with simultaneous speedup in the exploration process. This paper presents a novel hybrid design space exploration approach which is a combination of the Priority Factor (PF) method and Fuzzy search technique that is rapid and accurate in architecture evaluation and selection. The proposed approach for DSE when applied on a number of benchmarks yielded superior results compared to the current existing DSE approach for architecture selection. The comparison results of the proposed hybrid approach with the current existing approach for different benchmarks are shown and the speedups obtained are also presented. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:502 / 512
页数:11
相关论文
共 22 条
[1]  
[Anonymous], P JOINT C LANG COMP
[2]   Semiconcurrent error detection in data paths [J].
Antola, A ;
Ferrandi, F ;
Piuri, V ;
Sami, M .
IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (05) :449-465
[3]   Efficient design space exploration for application specific systems-on-a-chip [J].
Ascia, Giuseppe ;
Catania, Vincenzo ;
Di Nuovo, Alessandro G. ;
Palesi, Maurizio ;
Patti, Davide .
JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (10) :733-750
[4]  
COUSSY, 2008, HIGH LEVEL SYNTHESIS
[5]   A preference ordering among various Pareto optimal alternatives [J].
Das, I .
STRUCTURAL OPTIMIZATION, 1999, 18 (01) :30-35
[6]  
De Micheli G., 2000, Synthesis and Optimization of Digital Systems
[7]   A family of compact genetic algorithms for intrinsic evolvable hardware [J].
Gallagher, JC ;
Vigraham, S ;
Kramer, G .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2004, 8 (02) :111-126
[8]  
GUPTA TVK, 2000, P 13 INT C VLSI DES, P98
[9]   An efficient pipelined VLSI architecture for lifting-based 2D-discrete wavelet transform [J].
Jain, Rahul ;
Panda, Preeti Ranjan .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :1377-+
[10]  
Kim M., 2006, CODES ISSS 06, P16