Two New Schmitt Trigger Circuits Based on Current Sink and Current Source Inverters

被引:0
作者
Parveen, Sk. Apsana [1 ]
Rukmini, M. S. S. [1 ]
Srinivasulu, Avireni [1 ]
机构
[1] VFSTR Univ, Vignans Univ, Dept ECE, Guntur 522213, AP, India
来源
2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION ENGINEERING SYSTEMS (SPACES) | 2015年
关键词
CMOS Schmitt trigger; current sink; current source; pulse squaring; hysteresis;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents two new Schmitt trigger circuits with eight enhancement-type MOS transistors are introduced in this paper. These two Schmitt trigger circuits are implemented based on current sink and current source inverters. The hysteresis curves of the proposed Schmitt triggers are presented, hysteresis width depends on the supply voltage and transistor geometry. These circuits are preferred for high speed applications and also useful in low power applications. The performances of proposed circuits are examined using Cadence and model parameters of 180 nm CMOS technology with supply rail voltage of +3V. The simulation results and layouts are presented with optimized sizing and spacing in compliance to the design rules of gpdk 180 nm CMOS process.
引用
收藏
页码:10 / 14
页数:5
相关论文
共 23 条
[1]  
[Anonymous], IEE ELECT LETT
[2]  
[Anonymous], P 2 INT C SMART TECH
[3]  
[Anonymous], IEE ELECT LETT
[4]  
[Anonymous], P IEEE EL CIRC SYST
[5]  
[Anonymous], P 2011 INT C CIRC SY
[6]  
[Anonymous], IEE ELECT LETT
[7]  
[Anonymous], IEEE ELECT LETT
[8]  
[Anonymous], IEE ELECT LETT
[9]  
[Anonymous], P IEE CIRC DEV SYST
[10]  
[Anonymous], IEE ELECT LETT