A Novel Hybrid Spiking Neuron: Bifurcations, Responses, and On-Chip Learning

被引:46
|
作者
Hashimoto, Sho [1 ]
Torikai, Hiroyuki [1 ]
机构
[1] Osaka Univ, Grad Sch Engn Sci, Suita, Osaka, Japan
关键词
Bifurcation; discrete-state dynamics; field-programmable gate array (FPGA); forced oscillator; learning; spiking neuron model; PULSE-COUPLED NETWORK; BASIC CHARACTERISTICS; IMPULSE RADIO; SYNCHRONIZATION; INTERVALS; CHAOS; MODEL;
D O I
10.1109/TCSI.2010.2041507
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a novel hybrid spiking neuron that is a wired system of shift registers and behaves like an analog spiking neuron model. The presented neuron exhibits various bifurcation phenomena and response characteristics to an input spike train. We derive continuous discrete hybrid maps that can describe the neuron dynamics analytically. By using these maps, the typical mechanisms of bifurcations and responses are clarified. We also present a novel field-programmable gate-array-friendly online learning algorithm for the neuron. It is shown that the algorithm enables the neuron to reconstruct the response characteristics of another neuron with unknown parameter values. Typical learning functions are also validated by experimental measurements.
引用
收藏
页码:2168 / 2181
页数:14
相关论文
共 50 条
  • [21] A 50-neuron CMOS analog chip with on-chip digital learning: design, development, and experiments
    Salam, F
    Wang, YW
    Oh, HJ
    COMPUTERS & ELECTRICAL ENGINEERING, 1999, 25 (05) : 357 - 378
  • [22] 50-neuron CMOS analog chip with on-chip digital learning: design, development, and experiments
    Circt. Syst. Artif. Neural N., Dept. Elec. Comp. Eng., Michigan S., East Lansing, MI 48824, United States
    Comput Electr Eng, 5 (357-378):
  • [23] Securing On-Chip Learning: Navigating Vulnerabilities and Potential Safeguards in Spiking Neural Network Architectures
    Nazari, Najmeh
    Gubbi, Kevin Immanuel
    Latibari, Banafsheh Saber
    Chowdhury, Muhtasim Alam
    Fang, Chongzhou
    Sasan, Avesta
    Rafatirad, Setareh
    Homayoun, Houman
    Salehi, Soheil
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [24] A Lightweight Spiking GAN Model for Memristorcentric Silicon Circuit with On-chip Reinforcement Adversarial Learning
    Tian, Min
    Lu, Jing
    Gao, Haoran
    Wang, Haibing
    Yu, Jianyi
    Shi, Cong
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3388 - 3392
  • [25] Circuit design of on-chip BP learning neural network with programmable neuron characteristics
    Lu, C.
    Shi, B.X.
    Chen, L.
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2000, 21 (12): : 1164 - 1169
  • [26] Hybrid CMOS-Memristive Convolutional computation for on-chip learning
    Zhang, Yang
    Cui, Menglin
    Liu, Yang
    Shen, Linlin
    NEUROCOMPUTING, 2019, 355 : 48 - 56
  • [27] A spiking neuron model: applications and learning
    Christodoulou, C
    Bugmann, G
    Clarkson, TG
    NEURAL NETWORKS, 2002, 15 (07) : 891 - 908
  • [28] Novel CMOS Technology Compatible Nonvolatile on-chip Hybrid Memory
    Yang, Zezhong
    Wang, Jinhui
    Hou, Ligang
    Gong, Na
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [29] A Novel Hybrid Hexagonal Star Topology for On-Chip Interconnection Networks
    Kiranmai, V. Lakshmi
    Srinivasarao, B. K. N.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (05)
  • [30] On-chip learning in neurocomputers
    Card, HC
    McNeill, DK
    1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 182 - 185