MULTI-CORE COMPUTING UNIT FOR ARTIFICIAL NEURAL NETWORKS IN FPGA CHIP

被引：0

作者：

Bohrn, Marek ^{[1
]}

Fujcik, Lukas ^{[1
]}

机构：

[1] Brno Univ Technol, Dept Microelect, Brno, Czech Republic

来源：

ICINCO 2009: PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, VOL 1: INTELLIGENT CONTROL SYSTEMS AND OPTIMIZATION | 2009年

关键词：

Artificial neural networks; Computation acceleration; FPGA; VHDL; Spartan-3;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article describes a design and features of a multi-core unit for performing computing operations required for artificial neural network functioning. Its purpose is to speed up computing operations of the neural network. The number of computing cores can be altered as needed to achieve the required performance. VHDL language has been used to build this module. It has been optimized for the Spartan-3 family FPGA chips from Xilinx. These chips are favorable because of their low price and a high number of on-chip multipliers and block memory units. Spartan-3 chips facilitate parallel computing operations within neural networks to a very high level and thus help to achieve high computing power.

引用

页码：149 / 152

页数：4

共 50 条

[41] FPGA-Based Space Vector PWM with Artificial Neural Networks [J].

Osorio, J. ;

Ponce, P. ;

Molina, A. .

2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,

[42] Basic Programmable Logic controller with FPGA and Artificial Neural Networks. [J].

Ramirez, Jorge ;

Proano, Victor ;

Alulema, Darwin .

2015 IEEE COLOMBIAN CONFERENCE ON COMMUNICATIONS AND COMPUTING (COLCOM), 2015,

[43] A Cycle-accurate, Cycle-reproducible multi-FPGA System for Accelerating Multi-core Processor Simulation [J].

Asaad, Sameh ;

Bellofatto, Ralph ;

Brezzo, Bernard ;

Haymes, Chuck ;

Kapur, Mohit ;

Parker, Benjamin ;

Roewer, Thomas ;

Saha, Proshanta ;

Takken, Todd ;

Tierno, Jose .

FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, :153-161

[44] Scalability evaluation of an FPGA-based multi-core architecture with hardware-enforced domain partitioning [J].

Kliem, Daniel ;

Voigt, Sven-Ole .

MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (08) :845-859

[45] Artificial neural networks as multi-networks automated test oracle [J].

Seyed Reza Shahamiri ;

Wan M. N. Wan-Kadir ;

Suhaimi Ibrahim ;

Siti Zaiton Mohd Hashim .

Automated Software Engineering, 2012, 19 :303-334

[46] Artificial neural networks as multi-networks automated test oracle [J].

Shahamiri, Seyed Reza ;

Wan-Kadir, Wan M. N. ;

Ibrahim, Suhaimi ;

Hashim, Siti Zaiton Mohd .

AUTOMATED SOFTWARE ENGINEERING, 2012, 19 (03) :303-334

[47] FPGA Implementation of 3-D Fuzzy Logic Controller for Multi-core CPU Thermal Management [J].

Girgis, Meena E. ;

Abdelhalim, M. B. ;

Kamal, Hanan A. .

2013 30TH NATIONAL RADIO SCIENCE CONFERENCE (NRSC2013), 2013, :448-457

[48] FPGA BASED IMPLEMENTATION OF DEEP NEURAL NETWORKS USING ON-CHIP MEMORY ONLY [J].

Park, Jinhwan ;

Sung, Wonyong .

2016 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING PROCEEDINGS, 2016, :1011-1015

[49] An efficient design methodology to speed up the FPGA implementation of artificial neural networks [J].

Vineetha, K. V. ;

Reddy, M. Mohit S. K. ;

Ramesh, Chinthala ;

Kurup, Dhanesh G. .

ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2023, 47

[50] Digital implementation of artificial neural networks: From VHDL description to FPGA implementation [J].

Izeboudjen, N ;

Farah, A ;

Titri, S ;

Boumeridja, H .

ENGINEERING APPLICATIONS OF BIO-INSPIRED ARTIFICIAL NEURAL NETWORKS, VOL II, 1999, 1607 :139-148

← 1 2 3 4 5 →